Interfacial Electrical Properties of Ion-Beam Sputter Deposited Amorphous Carbon on Silicon

A. Azim Khan  
*University of Nebraska - Lincoln*

John A. Woollam  
*University of Nebraska - Lincoln*

Y. Chung  
*Universal Energy Systems, Dayton, OH*

B. Banks  
*NASA Lewis Research Center, Cleveland, OH*

Follow this and additional works at: [http://digitalcommons.unl.edu/electricalengineeringfacpub](http://digitalcommons.unl.edu/electricalengineeringfacpub)

Part of the Electrical and Computer Engineering Commons

[http://digitalcommons.unl.edu/electricalengineeringfacpub/1](http://digitalcommons.unl.edu/electricalengineeringfacpub/1)
Interfacial Electrical Properties of Ion-Beam Sputter Deposited Amorphous Carbon on Silicon

A. AZIM KHAN, STUDENT MEMBER, J. A. WOOLLAM, SENIOR MEMBER, Y. CHUNG AND B. BANKS

Abstract—Amorphous, "diamond-like" Carbon films have been deposited on Si substrates, using ion-beam sputtering. The interfacial properties are studied using capacitance and conductance measurements. Data are analyzed using existing theories for interfacial electrical properties. The density of electronic states at the interface, along with corresponding time constants are determined, and the density of interface states is unusually low for an as yet unoptimized serious efforts to study interfacial properties of i-Carbon films on Si or any other substrate have been made to date. In this letter, we report on what we believe to be the first results on the electronic properties of the Al/C/Si MIS structure.

II. Experimental

Wafers of 3-in-diameter P-Si with (111) orientation were used as substrates. Amorphous, "diamond-like" Carbon films were deposited at the NASA Lewis Research Center by ion-beam sputtering from a Carbon target [7]. Wafers were loaded into the diffusion-pumped (10⁻⁶ mm) deposition chamber and cleaned in situ for 60 s with an ion-beam etch. From previous experiments, the SiO₂ etch rates were known to be ≈80 Å per minute, and the oxide thickness was known to be ≈30 Å. Thus the oxide was removed and some etch of the silicon surface took place. Some heating of the surface was evident during etching but the temperature was not measured. Thus slight self-annealing could have taken place during etching. There was no deliberate voltage biasing or heating of the substrate. During deposition the beam current was 55 mA at 1 KV with a beam diameter of 10 cms. The resulting films were pale yellow, shiny smooth, and hard with excellent adhesion to the substrate. These wafers were then diced into 12 by 12-mm pieces for further processing. Some samples were used for Raman, IR absorption, and ellipsometric studies. The physico-chemical properties of the films inferred from these experiments will be described in a future communication [8]. Aluminium dots were evaporated on other samples using a clean ion-pumped vacuum system. Capacitance and conductance measurements were taken on these samples. The frequency range of 100 Hz to 10 MHz was used in all experiments. Measurements below 1 KHz were, however, not very successful due to noise problems. Thickness and refractive index were found using ellipsometry.

III. Theory of Conductance Measurements [9]

The normalized equivalent parallel conductance of a single level interface state characterized by the time constant τ can be written as

\[ G_p = \frac{qD_{It} \omega \tau}{\omega C_l (1 + \omega^2 \tau^2) C_l} \]  

It is highly unlikely, however, than an insulator-Si interface will introduce a single level in the Si bandgap. It is more likely

---

Manuscript received January 3, 1983; revised March 2, 1983.

This work was supported by the NASA Lewis Research Center under Grant NAG-3-95, and the University of Nebraska Research Council.

A. A. Khan and J. A. Woollam are with the Department of Electrical Engineering, University of Nebraska, Lincoln, NE 68588.

Y. Chung is with Universal Energy Systems, Dayton, OH 45432.

B. Banks is with the NASA Lewis Research Center, Cleveland, OH 44135.
that the induced levels will appear as a continuum distributed over the entire bandgap. In this case one gets

\[ \frac{G_p}{\omega C_I} = \frac{qD_{it}}{2\omega C_I} \ln (1 + \omega^2\tau^2). \] (2)

From (1), the maximum value of \( \frac{G_p}{\omega C_I} \) occurs at \( \omega \tau = 1 \), while from (2) it occurs at \( \omega \tau = 1.98 \). These conditions are used to directly extract interface state constants from the measured data. In the specific case of the Si-SiO₂ interface, it is well known that the interface states not only form a continuum, but that the time constant dispersion is much greater than is expected on the basis of a simple continuum ((2)) of states. This enhancement is due to random fluctuations of the Si surface potential in the plane of the interface.

IV. RESULTS

The initial estimates of the thickness and refractive index made by a Rudolph Research automatic ellipsometer at 6328 Å were found to be 900 Å and 2.69, respectively. These crude numbers were used as initial estimates in a detailed multiple angle of incidence ellipsometric study to be reported elsewhere [8]. Table I lists results of these measurements on one sample. (\( n \) is the index of refraction, \( k \) the extinction coefficient.)

The breakdown field is estimated to be \( \sim 5 \times 10^8 \) V/cm and resistivity around \( 10^9 \) Ω·cm.

A typical C-V plot taken at 10 KHz is shown in Fig. 1. In general, C-V plots are characterized by negligible hysteresis, sharp transition (from depletion to accumulation), and small flat-band voltage shifts. There is, however, considerable frequency dispersion in accumulation. A frequency versus maximum capacitance plot is shown in Fig. 2 to illustrate frequency dispersion of capacitance. The density of interface states was determined by curve fitting to (1) and (2). The density of states versus gate bias is shown in Fig. 3. Unfortunately, we cannot precisely relate gate voltage to Si surface potential in these early samples due to charge leakage, which makes it difficult to obtain reasonable quasistatic C-V characteristics. Hence, the graph should be taken as a qualitative feature of results from this (Al/C/Si) system. The charge leakage, however, was not enough to cause any problem in other measurements reported here. The most interesting result of this study is shown in Figs. 4 and 5. These figures indicate that over the entire range of gate bias investigated, the \( \frac{G_p}{\omega C_I} \) versus \( \log f \) data show good fit to theory only if either a) a single time constant or b) a continuum of states is assumed. The curve fitting in these cases is done as follows. The maximum value of \( \frac{G_p}{\omega C_I} \) is obtained experimentally at each fixed bias, and the frequency corresponding to this maximum is recorded. These values are

<table>
<thead>
<tr>
<th>Wavelength</th>
<th>n</th>
<th>k</th>
<th>Thickness</th>
</tr>
</thead>
<tbody>
<tr>
<td>6328 Å</td>
<td>2.07</td>
<td>-0.039</td>
<td>1376 Å</td>
</tr>
<tr>
<td>564 Å</td>
<td>2.03</td>
<td>-0.087</td>
<td>1376 Å</td>
</tr>
<tr>
<td>3850 Å</td>
<td>2.07</td>
<td>-0.130</td>
<td>1376 Å</td>
</tr>
</tbody>
</table>

Fig. 1. C-V characteristics of Al/C/Si MIS structure at 10 kHz.

Fig. 2. Frequency dispersion of capacitance in strong accumulation.

Fig. 3. Density of interface states \( D_{it} \) as a function of gate voltage.
then substituted into (1) to evaluate $D_{IT}$ based on a single time constant model and into (2) to evaluate $D_{IT}$ based on a continuum model. These values are then substituted again into (1) and (2), respectively, to generate theoretical $G_p/\omega C_f$ versus log $f$ plots. It is clear that the experimental data fall on predictions of these two models only. This is surprising in view of the fact that the SiO$_2$-Si interface exhibits a large time constant dispersion in the depletion region. A single time constant behavior is observed only in the weak inversion region, where it is due to the presence of minority carriers. We have observed the same type (single time constant/continuum) behavior at all other values of the gate bias in the range $-3.5 \text{V} < V_g < 3.5 \text{V}$, although the fit is not quite as good.

Finally, interface state time constants evaluated from these measurements (using conditions on $\sigma$ mentioned above) are plotted as a function of gate bias in Fig. 6. Notice that some of the points are scattered around the straight line. This is due to the fact that the measuring instruments HP4274A and HP4275A measure conductance only at a few discrete values of the frequency. Hence, the exact value at which the conductance peaks at a given value of the gate bias cannot be located with certainty. This also explains the systematic displacements of measured data from the theoretical $G_p/\omega C_f$ versus log $f$ curves (not shown) at these bias values.

V. SUMMARY AND CONCLUSIONS

We have studied the electrical properties of the i-Carbon/Si interface. We find it very interesting that this interface does not exhibit the large dispersion of interface state time constants commonly associated with the SiO$_2$/Si interface [9]. Similar behavior (the lack of time constant dispersion) has, however, been reported in other MIS structures [10], [11]. The frequency dispersion in accumulation is disturbing, but its magnitude is much less than is commonly observed in most other MIS structures (except metal/SiO$_2$/Si) [12]-[14]. It is usually attributed to the classical Maxwell-Wagner effect [15], i.e., to the formation of a highly resistive layer at the interface. In our case, such a layer could have been formed as a result of the surface damage during in situ cleaning, although these problems make it doubtful if the conventional equivalent circuit [16] is truly applicable. It is possible that other loss mechanisms (besides interface states, such as tunneling into insulator states) may also be contributing to the data presented. It is important to notice, however, that the total ac loss is so small that a first-order (continuum of states) calculation yields $D_{IT}$ values, which are reasonably low from a device point of view. Since we have only used a few samples so far, the $D_{IT}$ can possibly be reduced further by optimization of surface preparation and annealing procedures. Experiments are underway to improve reproducibility, reduce charge leakage problems, and study annealing behavior of these films. We are also investigating dc sputter deposited a-C films on Si. Preliminary results are encouraging.
ACKNOWLEDGMENT

We wish to express our thanks to the staff of Avionics Laboratory of the Wright-Aeronautical Laboratories, WPAFB, Dayton, OH. In particular we wish to thank Dr. P. Stover and Dr. D. Langer for their hospitality during the one-month residence at WPAFB of A.A.K. during the summer of 1982. We thank P. Shinyeda and the Motorola Corporation of Phoenix, AZ, for supplying the silicon substrates.

REFERENCES