December 2007

Characterization of Metalferroelectric-Insulator-Semiconductor Structures Based on Ferroelectric Langmuir-Blodgett Polyvinylidene Fluoride Copolymer Films for Nondestructive Random Access Memory Applications

Timothy J. Reece

University of Nebraska-Lincoln, reecetj@unk.edu

Follow this and additional works at: http://digitalcommons.unl.edu/physicsdiss

Part of the Physics Commons


http://digitalcommons.unl.edu/physicsdiss/3

This Article is brought to you for free and open access by the Physics and Astronomy, Department of at DigitalCommons@University of Nebraska - Lincoln. It has been accepted for inclusion in Theses, Dissertations, and Student Research: Department of Physics and Astronomy by an authorized administrator of DigitalCommons@University of Nebraska - Lincoln.
CHARACTERIZATION OF METAL-FERROELECTRIC-INSULATOR-SEMICONDUCTOR STRUCTURES BASED ON FERROELECTRIC LANGMUIR-BLODGETT POLYVINYLIDENE FLUORIDE COPOLYMER FILMS FOR NONDESTRUCTIVE RANDOM ACCESS MEMORY APPLICATIONS

by

Timothy James Reece

A DISSERTATION

Presented to the Faculty of The Graduate College at the University of Nebraska In Partial Fulfillment of Requirements For the Degree of Doctor of Philosophy

Major: Physics and Astronomy

Under the Supervision of Stephen Ducharme

Lincoln, Nebraska

December, 2007
CHARACTERIZATION OF METAL-FERROELECTRIC-INSULATOR-SEMICONDUCTOR STRUCTURES BASED ON FERROELECTRIC LANGMUIR-BLODGETT POLYVINYLIDENE FLUORIDE COPOLYMER FILMS FOR NONDESTRUCTIVE RANDOM ACCESS MEMORY APPLICATIONS

Timothy James Reece, Ph.D.
University of Nebraska, 2007

Advisor: Stephen Ducharme

Ferroelectric field effect transistors (FeFETs) have attracted much attention recently because of their ability to combine high speed, low power consumption, and fast nondestructive readout with the potential for high density nonvolatile memory. The polarization of the ferroelectric is used to switch the channel at the silicon surface between states of high and low conductance.

Among the ferroelectric thin films used in FET devices; the ferroelectric copolymer of Polyvinylidene fluoride, PVDF (C$_2$H$_2$F$_2$), with trifluoroethylene, TrFE (C$_3$HF)$_2$, has distinct advantages, including low dielectric constant, low processing temperature, low cost and compatibility with organic semiconductors. By employing the Langmuir-Blodgett technique, films as thin as 1.8 nm can be deposited, reducing the operating voltage. An MFIS structure consisting of aluminum, 170 nm P(VDF-TrFE), 100 nm silicon oxide and n-type silicon exhibited low leakage current (\(\sim 1 \times 10^{-8} \text{ A/cm}^2\)), a large memory window (4.2 V) and operated at 35 Volts. The operating voltage was lowered through use of high k insulators like cerium oxide. A sample consisting of 25 nm P(VDF-TrFE), 30 nm cerium oxide and p-type silicon exhibited a 1.9 V window with 7 Volt gate amplitude. The leakage current in this case was considerably higher (\(1 \times 10^{-6}\))
The characterization, modeling, and fabrication of metal-ferroelectric-insulator semiconductor (MFIS) structures based on these films are discussed.
TABLE OF CONTENTS

I. Basic Device Properties of Ferroelectric Langmuir-Blodgett Copolymer Films
   1.1. Ferroelectric Hysteresis
   1.2. Ferroelectric Polymers
   1.3. Langmuir Blodgett Technique

II. Sample Preparation and Diagnostics of Langmuir-Blodgett Metal-Ferroelectric-Metal (MFM) Thin Film Capacitors
   2.1. Sample Preparation
   2.2. Experimental Techniques
   2.3. Dielectric Measurements
   2.4. The Sawyer Tower Method
   2.5. Pyroelectric Measurements
   2.6. Piezoelectric Measurements

III. Introduction to the Metal-Ferroelectric-Insulator-Semiconductor (MFIS) Field Effect Transistor
   3.1. Operating Modes of the MFIS Capacitor
   3.2. Small Signal Capacitance Voltage Characteristics of the MOS Capacitor
   3.3. Modeling the MFIS Capacitor
   3.4. Non-Ideal Effects

IV. Current Status of Metal-Ferroelectric-Insulator-Semiconductor (MFIS) Structures
   4.1. The Floating Gate Transistor
   4.2. MFIS State Retention
   4.3. Perovskite Ferroelectrics in MFIS Structures
   4.4. PVDF Copolymers in MFIS Structures

V. Fabrication and Analysis of MFIS Structures Based on Langmuir-Blodgett Copolymer Films
   5.1. Sample Preparation
   5.2. Effective Trapped Charge
   5.3. Capacitance-Voltage Characteristics
   5.4. State Retention
   5.5. Pyroelectric Measurements
   5.6. Sawyer-Tower Measurements
   5.7. Copolymer MFIS Structures with High Dielectric Constant Insulators
ACKNOWLEDGMENTS

I would like to express my special gratitude to my advisor Professor Stephen Ducharme for granting me the opportunity to pursue a Ph. D. degree at UNL. His advice, insight and experience was invaluable and vital to the completion of this work.

I am grateful to my mother, sister, friends and family for their love and support.

A special thanks is given to Prof. Hermann Kohlstedt and Dr. Andreas Gerber. I benefited greatly from our occasional discussions pertaining to ferroelectric field effect transistors.

I am deeply indebted to Dr. Matthew Poulsen for our many discussions pertaining to ferroelectric Langmuir Blodgett films, his troubleshooting skills, and his assistance with many tasks.

A special thanks is given to Dr. Alexander Sorokin for his expert recommendations in regards to Langmuir Blodgett deposition techniques. His willingness to aid me with general deposition protocols made possible the fabrication of films of excellent quality.

I would like to thank Professor Ned Ianno for his expert advice in regards to semiconductor device physics and device processing in general.

I would also like to thank Dr. Mengjun Bai, Dr. Christina Othon, Mr. Brad Petersen, Mrs. Kristin Kraemer, Miss Jihee Kim, Mr. Ben Plowman, Dr. Rafal Korlacki, and Mr. Travis Johnson for being good friends and colleagues and for generously sharing laboratory equipment.
This work was made possible by support from the Nebraska Research Initiative, the Office of Naval Research, and the National Science Foundation.
Chapter 1

BASIC DEVICE PROPERTIES OF FERROELECTRIC LANGMUIR-BLODGETT POLYMER FILMS

1.1 FERROELECTRIC HYSTERESIS

A material is said to be ferroelectric when it has a spontaneous polarization and at least two stable polarization states in the absence of an external electric field and can be shifted from one to another by a sufficiently large field known as the coercive field. The polarization states form a basis for Boolean code and the stability of these states make ferroelectric materials attractive for use in nonvolatile memories. This chapter is meant to describe the characteristics of Langmuir-Blodgett ferroelectric polymer thin films, with emphasis on those properties that are particularly meaningful for device applications.

From an applications standpoint, the major properties of a ferroelectric are determined by the polarization-electric field (P-E) hysteresis loop (fig. 1). When a relatively large positive electric field \( E_{sat} \) is applied to a new sample, all the dipoles align to form the saturated net polarization, \( P_s \) (point A in the figure). Since this polarization state is thermodynamically stable, a remanent polarization state, \( P_r \), is evident even when the positive field is removed (point B). When a sufficient negative field is applied, the polarization state can be switched from positive to negative. The field at which the polarization crosses zero on the hysteresis loop is the coercive field, \( E_c \) (see point C on the figure). At point D on the figure, the dipoles are aligned again and saturated in the negative direction.

The four parameters of the hysteresis loop \( (E_c, E_r, P_r, P_s) \) determine many of the operating limits for a ferroelectric material. It should be noted that these are dependent on the frequency
of the loop as well as temperature. When the maximum applied field is less than the saturation value, \( E_s \), the ferroelectric is said to be on a minor hysteresis loop, and its polarization states can be less stable than a saturated material.

From a device perspective, it is important to mention two important failure mechanisms of a ferroelectric film, fatigue and imprint. Fatigue is caused after switching the polarization of the ferroelectric a large number of cycles. This results in a drop in the remanent polarization due to degradation of the film. The damage is permanent in this case. In the case of imprint, the ferroelectric, after being polarized in one state, tends to prefer this over the other state and shows a hysteresis loop that is shifted to the left (right) when polarized in the positive (negative) state. In this case, a refresh can restore the initial hysteresis. In both cases, improvement in the interfaces with electrodes reduces the problems to a certain degree.

The essential bistability in the permanent electric polarization of a ferroelectric thin film can be exploited to make a nonvolatile memory device described as ferroelectric random access memory (FRAM). Available devices (smart cards and cache chips)\(^2\) are based on perovskite ferroelectrics such as lead zirconate-titanate (PZT) or strontium barium titanate (SBT).\(^3\) Ferroelectric memories in current use employ a destructive readout scheme, memory function is performed by electrically switching between two states in a ferroelectric capacitor structure. Loss of written data at one polarization state in a readout operation requires restoration by a rewrite cycle. This increases access time, limits operational lifetime, and affects memory cell area in order to accommodate the additional circuitry.\(^4\) Current read and write operations in perovskite FRAMs take approximately 1 microsecond, use approximately 1 nJ per bit, and can last \( \sim 10^{10} \) cycles. In contrast, current technologies are much slower and require much more energy-electrically erasable programmable read-only memory (EEPROM) requires 10
microseconds and 1 microJ and Flash requires \( \sim 500 \) microsecond and 2 microJ for a lifetime of \( \sim 10^6 \) cycles. In developing commercially viable devices, researchers overcame many difficult hurdles, most notably film degradation (‘fatigue’) after repeated switching due to chemical instabilities in the films and at the interfaces.\(^7\)-\(^9\) Another drawback is that perovskites generally require annealing at temperatures that are too high for the advanced logic large-scale integrated circuits (LSIs) fabricated with a design rule finer than 45 nm.\(^10\) However, new formulations should reduce the annealing temperature significantly to improve compatibility.

1.2 FERROELECTRIC POLYMERS

Another promising material class for use in nonvolatile memories is ferroelectric polymers, such as polyvinylidene fluoride (PVDF, consisting of \( \text{C}_2\text{H}_2\text{F}_2 \) monomers) and its copolymers with trifluoroethylene (TrFE, \( \text{C}_2\text{H}_3\text{F}_3 \)). The VDF copolymers have a large spontaneous polarization, approximately 0.1 C/m\(^2\), excellent polarization stability, and switching times as short as 0.1 microsecond. Their high resistivity of up to 1000 ohm-cm means low leakage, suitable for non-destructive readout applications. Further, they do not require high-temperature processing (\( T_c < 200^\circ \text{C} \)), have outstanding chemical stability, low fabrication costs, and are non-toxic.

In the case of PVDF, the manner in which the molecular constituents are linked greatly affects the macroscopic properties of the polymer. Torsional rotations about single bonds determine the specific chain conformation of the polymer. The most favorable torsional bond arrangements have substitents at 180\(^\circ\) to each other (called trans or t) or at +/- 60\(^\circ\) (called gauche\(^+\) or \( g^+ \)).\(^11\) The two most common conformations for PVDF are all-trans (tttt) and alternating trans-gauche (tg\(^+\)tg). The all-trans conformation places the hydrogen and fluorine
atoms on opposite sides of the carbon chain, resulting in a large dipole moment nearly perpendicular to the chain axis. The ordered trans-gauche conformation is less polar, having significant dipole components both perpendicular and parallel to the axis of the chain.

The net polarization of the crystal is also dependent on chain packing. The trans-gauche molecules can be packed in such a way that the dipole moments are cancelled out. This is the paraelectric ($\alpha$) phase of PVDF. On the other hand, the unit cell of the ferroelectric ($\beta$) phase, shown in fig. 2, consists of two all-trans chains packed with dipole moments pointing in the same direction.\textsuperscript{11}

Both piezoelectricity and pyroelectricity were observed over thirty years ago in poly-(vinylidene fluoride) (PVDF). Although PVDF shows clear, repeatable, polarization hysteresis, there was doubt initially that this was of ferroelectric origin because many polymers exhibit long-lived but transient hysteresis due to either charge injection or induced polarization. The unambiguous evidence that hysteresis was due to ferroelectric switching came from the synthesis and systematic study of the copolymers with trifluoroethylene (TrFE) and tetrafluoroethylene (TeFE).\textsuperscript{14} The substitution of either TrFE or TeFE suppresses the ferroelectric-paraelectric phase transition temperature below the melting point, thus providing a direct connection between switching charge and the appearance of a spontaneous polarization.

Temperature Considerations

The thermal properties of the ferroelectric copolymer LB films present unique challenges and opportunities. The key temperatures for the VDF copolymers are the phase transition temperature $T_c$ and the melting point $T_m$. Fig. 3 shows the phase diagram of the VDF-TrFE
copolymers. The melting point $T_M$ varies from a high of 179 °C for PVDF through a low of 148 °C for the 80:20 copolymer to 166 °C for PTrFE, while the phase transition temperature $T_C$ decreases steadily from over 200 °C (extrapolated) for PVDF. So far, the highest molar content of TrFE with observed ferroelectricity is 63 mol. %.13

The films must be annealed, once, at above the transition temperature $T_C$, but below $T_M$ to improve crystallinity. The films must not be heated above the melting point $T_M$ or much or all crystallinity will be permanently lost. The film polarization decreases sharply as the temperature nears $T_C$, but data is not necessarily lost unless the film temperature exceeds the transition temperature $T_C$. A composition of 80% VDF would seem a good choice for manufacturing as the transition temperature $T_M \approx 145$ °C should be high enough for storage and operating conditions and enough below the melting point $T_M \approx 148$ °C to allow for proper annealing in the paraelectric phase. The relatively low melting point, and the fact that melting may destroy the device, places the tightest constraints on chip packaging, post-processing, and assembly conditions. Table I lists properties of PVDF and the 70:30, 80:20 polymers.

Sample Preparation

Traditionally, ferroelectric polymer samples are prepared as follows. The polymer is synthesized and dispersed in solution, usually in a polar solvent. The solution is then formed by casting or spinning and the solvent evaporated, leaving a pliable solid sample that is typically polymorphous— an inhomogeneous mixture of amorphous and crystalline material. The crystallites can have multiple structures and usually have lamellar morphology with dimensions of order 50 nm by 500 nm by 5 nm. The lamellae are microscopically ferroelectric, with in-plane polarization. To improve crystallinity and produce macroscopic polarization, the
polymorphous samples are heated and drawn to ratios of 3:1 or more and poled by applying a large voltage across two faces. By these means it is generally possible to obtain ~50% crystallinity and ~25% polarization with PVDF and over 90% crystallinity and 80% polarization with copolymers near containing approximately 20-40% TrFE. Just over 10 years ago, the group at Yamagata University led by Ohigashi developed techniques for producing essentially 100% crystallinity and highly twinned, but optically clear, crystals several hundred microns thick, an impressive achievement. Another notable innovation is the growth by vapor deposition of epitaxial crystalline films of VDF oligomers by a group at Kyoto University. The oligomer films are likely ferroelectric as they exhibit reversible switching with bits sizes as small as 30 nm written by Atomic Force Microscopy (AFM).

1.3 LANGMUIR-BLODGETT TECHNIQUE

The Langmuir-Blodgett technique is a means of depositing uniform molecular molecules on solid substrates. Typically, monolayer forming molecules consist of two regions within the molecule: a hydrophilic polar ‘head’, which is soluble in water, and a hydrophobic alkyl ‘tail’, which is not soluble. This material is dissolved in a highly volatile, subphase-immiscible solvent and dispersed dropwise onto a trough filled with the subphase liquid, forming a monomolecular layer on the surface. This Langmuir layer may be transferred onto a substrate, which passes through the layer or contacts it horizontally. The repeated transfer of the monolayer film from the subphase surface to a suitable solid substrate produces a multilayer thin film called a Langmuir-Blodgett (LB) film. The ability to control the thickness on a molecular level is the most prominent feature of this technique. LB film thickness is precisely determined by the thickness of a single layer and the number of transfers (vertical dipping results in two transfers, one for each horizontal dip).
Although PVDF and its copolymers are not good amphiphiles and require solvents that are miscible in water, it turns out that due to the large molecular weight of polymers, these can be dispersed to form a sufficiently stable Langmuir layer on water with a repeatable pressure area isotherm as shown in Fig. 4. PVDF and related polymers are not very soluble in volatile and water-immiscible solvents that are frequently used in LB deposition. These polymers are more soluble in polar solvents, such as acetone and dimethyl sulfoxide (DMSO), which are miscible with water, reducing the efficiency of film dispersal. The polar solvents carry much of the polymer into the water solution; only about 10% of the polymer remains on the surface. The effects of a water-miscible solvent may be minimized by reducing the size and speed of solution droplets as they are introduced onto the subphase surface. Because the polymer is not a good amphiphile, the film on the trough may not be a true monolayer, and tends to produce somewhat thicker films per nominal monolayer (ML) (1.78±0.07 nm for 70:30 PVDF-TrFE), about 2-3 times the molecular diameter.25

This method produces highly ordered LB multilayer films with the chains laying parallel to the surface, as verified by theta-2-theta X-ray diffraction, which measures the (110) close-packing peak perpendicular to the layers.26 This means that the polarization, which is along the (010) direction,27 is tilted about the chain axis 30° away from the film normal. The films then are crystalline mosaics, with uniform orientation normal to the substrate but disordered in-plane orientation.28 The films often require thermal annealing in the paraelectric phase (100-150 °C for 70:30 copolymer), with best results from annealing close to but below the melting point.29

Film Morphology is readily probed by Scanning Electron Microscopy (SEM), Atomic Force Microscopy (AFM), STM, and Optical Interference Profilometry (OIP).26 The SEM studies of copolymer LB films deposited on electronic-grade silicon are predominately planar with about
~5% of the surface consist of ‘tectonic’ features as seen in Fig. 5. The mountain ridges appear to be a result of compression stresses that cause local collapse, even at low (~5 mN/m) Langmuir layer surface pressures. Since electrodes with ≥1 mm² area are routinely used, these ridges have minimal effect on measurements. The ridges are a concern for integrated device applications, as they will result in a significant number of failed devices. The STM images routinely reveal highly planar and ordered arrays of straight polymer chains, but these images are not necessarily representative. The AFM and OIP images generally confirm the planar nature on a length scale of microns.

Cell Size

The minimum cell area is fundamentally limited by the minimum stable size domain and possibly by cross-talk interactions. The absolute minimum domain size for continuous ferroelectric LB copolymer films has not been established, but preliminary AFM studies showed that stable and reversible polarization features 200 nm across and 20 nm thick could be written and measured. A group at Kyoto University has demonstrated 30 nm bits and 100 nm bit spacing in copolymer films deposited on Pt by spin coating, using AFM and electric force microscopy. An encouraging result is the reported polarization manipulation on the nanometer scale in LB copolymer films (Fig. 6), caused by switching the polarity of a scanning tunneling microscope (STM) tip. Other evidence comes from the discovery that the copolymer films spontaneously form isolated nanomesas about 120 nm in diameter and 7 nm thick. These are disk-shaped, fairly uniform in size, and highly crystalline, with (110) orientation of the all-trans β phase just like in continuous films.

Switching Speed
The kinetics of polarization switching in the ferroelectric polymer LB films exhibit critical behavior; there is a pronounced slowing just above the coercive field and just below the critical temperature. The critical slowing is observed in the switching kinetics of ferroelectric Langmuir-Blodgett films of 70% vinylidene-fluoride and 30% trifluoroethylene copolymer with thickness up to 15 nm. This very slow switching (on the order of seconds) of the thinnest LB films presents a major impediment to nonvolatile random-access memory applications. For this reason, samples in this study will be limited to thicker films (on the order of 20 LB deposition steps) where the dominant switching mechanism is extrinsic switching.

Extrinsic switching, which has been identified as the dominant mechanism from the earliest studies, is an activated process characterized by an exponential increase in switching rate (reciprocal switching time $\frac{1}{\tau}$) with increased temperature $T$ and electric field $E$ of the empirically-determined form (in the nucleation-limited case)\(^{36-38}\)

$$\frac{1}{\tau} \propto \exp \left[ -\left( \frac{c}{T} + b \right) \frac{1}{E} \right]$$

where $\tau$, $b$ and $c$ are constants. Extrinsic switching is usually achieved with external fields in the range 0.1 to 50 MV/m.\(^{39}\) Strictly speaking, extrinsic switching does not have a true threshold coercive field because the activation of nucleation permits switching at arbitrarily small fields, given enough time, but switching experiments are typically carried out with an ac field and so the apparent coercive field is actually a function of frequency.\(^{40}\) Further, intrinsic switching rates in thin films generally follow an approximately $-0.7$ power law dependence on thickness, which is variously attributed to scaling of nucleation rates or to domain wall velocities.\(^{41}\) Thin films of PVDF and its copolymers made by solvent methods have low
coercive fields <50 MV/m. Switching times, as small as 100 ns, closely follow the exponential dependence of switching rate on field and temperature given in Eq. 1.1 over many decades. ¹⁸
References


Fig. 1.1 Sketch of a polarization versus applied field (P-E) hysteresis loop of a ferroelectric material.

Fig. 1.2 Crystal structure of the ferroelectric phase for PVDF, chains viewed end-on.
Fig. 1.3 Phase diagram of the PVDF-TrFE copolymer system. Reprinted with permission from [16]. Copyright [1990], American Institute of Physics.

Fig. 1.4 Pressure-Area isotherm formed from a 0.01% solution of the 70:30 copolymer in Dimethyl Sulfoxide (DMSO).
Fig. 1.5 Scanning Electron Microscope (SEM) image of a 50 ML LB film on silicon.\textsuperscript{30}

Fig. 1.6 Scanning Electron Microscope (SEM) image of a 2 ML film showing regions manipulated the polarity of the tip. Dimensions are 4.4 nm by 4.4 nm. Reprinted with permission from [34]. Copyright [2003], American Institute of Physics.
Table I: Properties of PVDF and some of its copolymers.14

<table>
<thead>
<tr>
<th>Property</th>
<th>PVDF</th>
<th>80:20 Copolymer</th>
<th>70:30 Copolymer</th>
<th>70:30 Copolymer LB Films15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Melting Temperature12</td>
<td>180 °C</td>
<td>148 °C</td>
<td>152 °C</td>
<td>&gt;150 °C</td>
</tr>
<tr>
<td>Transition Temperature12</td>
<td>N.A.</td>
<td>145 °C</td>
<td>116 °C</td>
<td>80 °C (cooling) 110 °C (heating)</td>
</tr>
<tr>
<td>Dielectric Constant</td>
<td>16</td>
<td>12</td>
<td>10</td>
<td>&gt;8</td>
</tr>
<tr>
<td>Remanent Polarization</td>
<td>12 μC/cm²</td>
<td>10 μC/cm²</td>
<td>8 μC/cm²</td>
<td>~8 μC/cm²</td>
</tr>
<tr>
<td>Coercive Field</td>
<td>75 (MV/m)16</td>
<td>38 (MV/m)16</td>
<td>5-60 (MV/m)17</td>
<td>50-500 MV/m</td>
</tr>
<tr>
<td>Switching Speed at Field</td>
<td></td>
<td></td>
<td>0.1 μs at 300 MV/m to 15 ms at 6 MV/m18</td>
<td>2 μs19 to &gt;1200 s20</td>
</tr>
</tbody>
</table>
SAMPLE PREPARATION AND DIAGNOSTICS OF LANGMUIR-BLODGETT METAL-FERROELECTRIC-METAL THIN FILM CAPACITORS

2.1 SAMPLE PREPARATION

Metal-ferroelectric-metal capacitor samples that were used to probe the ferroelectric properties of the polymer films were made on 1 in.² glass slides. Two to three bottom electrodes consisting of aluminum stripes with 1 mm width and 100 nm thickness were deposited by vacuum thermal evaporation at a chamber pressure of $5 \times 10^{-5}$ mbar using a Bal-tec MED 020 coating system. Aluminum was chosen because it is cheaper than most metals and easy to evaporate. Additionally, PVDF-TrFE LB copolymer films seem to adhere better to metals with an oxide layer. The thickness of the electrodes was determined using a Sycon STM/MF thickness/rate monitor. The deposition rate of the electrodes ranged from 1 to 2 Å/sec.

Subsequently, the Langmuir layer is dispersed dropwise on an ultrapure (18 MΩ-cm) water subphase from a 0.01%-0.05% solution of the 70:30 PVDF:TrFE copolymer in DMSO (unless otherwise noted). The approximately 50 μL drops were dispersed at a rate of 2-4 per minute until approximately 1 mL of solution is applied to the 1200 cm² area of the NIMA Technologies Teflon™ LB trough. Rather than dripping the droplets directly from a syringe, these were allowed to drain slowly over a slightly inclined glass slide. The layer was allowed to sit for a half hour to provide sufficient time for the solvent to evaporate. The surface layer is then compressed by closing the trough perimeter barriers slowly until the solid phase surface pressure of 5 mN/m is achieved and this pressure is maintained throughout the deposition process. The Langmuir-Blodgett film is deposited at a constant subphase temperature of 25°C.
controlled by the flow of water beneath the surface of the trough using an Isotemp refrigerated circulator. Deposition is made through the Schaefer variation on the Langmuir-Blodgett technique. This is achieved by lowering the substrate nearly horizontal to the surface layer using a tilt angle of 5-7 degrees to avoid the formation and trapping of air bubbles and to ensure smooth film adhesion. After the substrate touches water, the tilt angle is slowly reduced to zero and then tilted back at about ½ degree per second and withdrawn slowly so that the meniscus line withdraws across the substrate slowly enough to prevent significant strain or damage to the film. The substrate is then allowed to dry between layers for an amount of 5 minutes for the first 5 layers and less than a minute thereafter.

Aluminum top electrode stripes were then deposited in the same fashion as (but perpendicular to) the bottom electrodes. Each capacitor in the cross point array is electrically isolated from the others by scratching the electrodes.

Thermal treatment

Thermal annealing is often used to improve the crystallinity of polymeric materials. For LB film formation, most films benefit from thermal annealing. Samples are annealed in the paraelectric phase, where the crystalline axes are expanded, increasing the mobility. It is believed that the molecular chains undergo local reorganization due to thermal fluctuations in the paraelectric phase.\(^1\) Below the ferroelectric-paraelectric phase transition, the process may be very slow due to low chain mobility. This may explain why better crystallinity is achieved in copolymer films,\(^2\) compared to pure PVDF, which melts before the phase transition temperature can be reached.
All P(VDF-TrFE) films used in this study were annealed to improve crystallinity prior to measurements. Samples were heated at a rate of 1 °C/min. in an isolated copper chamber up to a temperature of 120 °C. The temperature was kept at this value for at least an hour and then cooled at a rate of 1 °C/min. back down to room temperature.

2.2 EXPERIMENTAL TECHNIQUES

Dielectric Measurements

A number of different techniques were employed to probe the switching characteristics of the ferroelectric copolymer films. Dielectric measurements, \( C(E) \propto \frac{dD}{dE} \), were particularly convenient because they yield an estimate for the film thickness and provide an estimate for the saturation and coercive fields. Small signal capacitance-voltage sweeps show hysteresis and form so-called ‘butterfly’ curves (Fig. 2.1). Since film capacitance is at a maximum when the change in polarization is greatest, the voltage at which the capacitance peak occurs in the butterfly loop provides an approximation for the coercive voltage. Furthermore, when the applied voltage is high enough to saturate the film, the butterfly curves appear to “pinch” off at the peak voltages.

Measurements were made using an impedance analyzer (Hewlett-Packard 4192A) with a small test signal of 0.1 V at 1 kHz frequency. To measure the curves, the voltage was ramped at 0.05 V/sec with 0.1 V steps while simultaneously measuring the capacitance on the impedance analyzer. Typically, multiple cycles were measured in order to check repeatability of loops. Measurements were made while the samples were kept at room temperature, 30°C.
Fig. 2.2 shows the “butterfly” curve coercive and saturation voltages for 70:30 copolymer films of various thicknesses. Assuming a LB thickness deposition rate of 1.7 nm/layer, these values correspond to $E_c = 75 \frac{MV}{m}$ and $E_{SAT} = 510 \frac{MV}{m}$ for the thinnest films in this study (20 nm). While the thickest films (approximately 100 nm), have lower average values of $E_c = 63 \frac{MV}{m}$ and $E_{SAT} = 210 \frac{MV}{m}$.

The Sawyer Tower Technique

The standard circuit for measuring ferroelectric hysteresis is called the Sawyer Tower circuit.\textsuperscript{3} The specific circuit used in this study is shown in Fig. 2.3. By measuring the voltage, $V_{Load}$, across a standard capacitor ($C_{Load}$) in series with the ferroelectric sample ($C_{Ferro}$), the charge on the ferroelectric can be determined since $Q_{Ferro} = C_{Load} V_{Load}$. The sine wave or bipolar triangular signal applied to the circuit is sent to the X channel of an X-Y trace of an oscilloscope. Most of this voltage drops across the ferroelectric since generally the capacitance of the load is chosen to be much greater than that of the sample. The Y signal is the voltage across the load capacitor, which is readily converted into the ferroelectric polarization $P_{Ferro}$:

$$C_{Load} V_{Load} = (\epsilon_0 \epsilon_{Ferro} E_{Ferro} + P_{Ferro} ) A_{Ferro}$$  \hspace{1cm} (2.1)

where $\epsilon_{Ferro}$, $E_{Ferro}$, $P_{Ferro}$ and $A_{Ferro}$ are the dielectric constant, electric field, polarization, and area of the ferroelectric capacitor respectively. Generally, the linear term on the right hand side is small in comparison to the second term and therefore it was ignored in this study.
Sawyer Tower polarization loops were measured by applying triangle and sine waveforms of various frequencies to the circuit using a Stanford Research Systems DS345 function generator. In cases where voltages above 10 V were needed, a voltage amplifier was added to the circuit. A 1 μF capacitor was chosen for the load capacitor, since the capacitances of all of the ferroelectric capacitors in this study were at least 3 orders of magnitude less than this value, ensuring that only a small portion of the applied voltage was lost to the load. A Tektronix 2440 digital oscilloscope was used to record the applied voltage (x channel) and voltage drop across the load capacitor (y channel).

Polarization loops for a 30 ML film taken at various waveform frequencies are shown in Fig 2.4. The maximum polarization, \( P_{sat} \approx 6 \frac{\mu C}{cm^2} \), achieved for a 10 hz triangle waveform is slightly lower than normal values quoted for copolymer films, \( P_{sat} \approx 10 \frac{\mu C}{cm^2} \). The remanent polarization gradually decreases as the applied frequency increases, indicating that the film only partially switches at higher frequencies. This may be an indication that part of the film is amorphous.

Fig 2.5 and 2.6 show the average results of sawyer tower polarization data for samples of various thicknesses. For comparison, a 20 ML LB film that was formed using Acetone as the solvent is also included, since these films appeared to switch faster in previous studies. Films made using DMSO solvent seem to show the same frequency behavior in terms of the remanent polarization. The Acetone film is unique in that while the remanent polarization is lower than the other films at low frequency, the value does not drop off as much at higher frequencies. This trend is also true in the coercive voltage data. This seems to indicate that
films made using Acetone as the solvent are less crystalline, but a larger percentage of the film switches at high frequencies.

The Sawyer tower technique also provides a convenient method for measuring fatigue in ferroelectric films. Fig. 2.7 shows the effects of continual cycling on the hysteresis loop for a 20 ML LB film. The larger loop was measured with a 1 hz sine waveform while the sample was still rather fresh (only a few 100 cycles had been performed on the film). The more closed loop was also taken at 1hz, but after 100 thousand cycles had been applied to the film at 100 hz. The plot shows a 34% reduction in the remanent polarization. These results seem consistent with recent fatigue studies involving ~1 μm thick spun films, which showed an approximately 50% drop off after 900 thousand cycles performed at 100 hz. The measurements were also made at 1 hz test frequency, but a triangle waveform was used. This film fatigue may prove to be a stumbling block for memory applications using P(VDF-TrFE) copolymers.

Pyroelectric Measurements

Pyroelectric measurements were conducted by using rapid laser modulation heating (the Chynowth method). In this method, the sample is heated by a Research Electro-Optics 5 mW (Helium-Neon) He-Ne laser chopped at a frequency of 2 khz (Fig. 2.8). The pyroelectric response of the sample was measured at zero bias after the application of a polarizing voltage using a Stanford Research Systems SR830 DSP lock-in amplifier referenced to the chopper frequency. The DC voltage was supplied by the Stanford Research Systems DS 345 function generator and a voltage amplifier was used when an offset bias larger than 5 V was needed. The film can expand or contract only perpendicular to the surface, because the thermal expansion coefficient of the substrate is at least one order of magnitude less than the thermal
expansion coefficient of the polymer, so the measured pyroelectric coefficient consists of two contributions, the primary effect and the secondary effect:

\[
p_{3}^{(eff)} = \left( \frac{\partial P_s}{\partial T} \right)_S + \frac{d_{33}^{T} \alpha^S_3}{s_{33}^{S}} = \left( \frac{I}{A} \right) \left( \frac{\partial T}{\partial t} \right)^{-1} \quad (2.2)
\]

where \( P_s \) is the spontaneous polarization, \( T \) is the temperature, \( S \) is the strain, \( d_{33}^{T} \) is the stress free piezoelectric coefficient, \( s_{33}^{S} \) is the elastic compliance coefficient, \( \alpha^S_3 \) is the thermal expansion coefficient, \( I \) is the pyroelectric current, \( A \) is the surface area, and \( \frac{\partial T}{\partial t} \) is the rate of temperature change. Since the pyroelectric response is directly proportional to the net sample polarization, this method can be used to measure remanent polarization hysteresis loops.

The pyroelectric current was measured by applying a long (1 min.) DC pulse to a sample, then removing the voltage and measuring the signal to the lock-in after about 30 seconds. Pyroelectric hysteresis loops like the one shown in Fig. 2.9 were achieved by repeating the process for many applied voltages. The solid curve in Fig. 2.9 indicates that the tanh function model (which will be described in detail in chapter 3 by Miller and McWhorter) can be used to fit the pyroelectric data very well. Since the applied voltage is applied for a longer period of time and varied slowly in the pyroelectric set-up, the film saturates at a lower voltage and yields larger coercive fields than it does in the capacitance measurements.

The pyroelectric technique for probing the polarization state of the films provides a convenient and noninvasive method for determining retention properties. After a 40 ML film was saturated in the positive direction, it was placed in storage. After nearly 1.5 years, when the
signal was again measured under the same conditions, the signal was seen to drop only slightly, the new value was more than 75% of the previously recorded pyroelectric signal.

Piezoelectric measurements

All ferroelectrics exhibit the converse piezoelectric effect, the production of strain when an electric field is applied. A high resolution Mach-Zehnder interferometer was adopted to measure sample strain and to probe the piezoelectric response of samples. The strain was caused by an ac electric field with piezoelectric coefficient $d_{33}$ defined by:

$$d_{33}^T = \left( \frac{\partial S_3}{\partial E_3} \right)_T$$

where $S$ is the strain induced by the field $E$, and the stress $T$ is constant. The $x_3$ axis is the direction of spontaneous polarization, which is perpendicular to the film surface. The film is clamped on a rigid substrate and can only expand or contract in the direction perpendicular to the surface and parallel to the applied field. Thus, the conditions are not truly stress free. Therefore, the measured piezoelectric response represents an effective coefficient.

In the measurements a modified Mach-Zehnder interferometer combined with an ac lock-in technique was used, as shown in fig. 2.10. A He-Ne laser beam with wavelength 632 nm was focused to a 0.5 mm diameter on the sample. The bottom of the sample is glued to the sample holder while the top is free to move so that any changes in the sample thickness produce a shift $\Delta \phi$ in the optical phase difference $\phi_0$ between the signal and reference beam. A Babinet-Soleil compensator was used as a variable thickness plate to adjust the phase difference to the most sensitive point ($\phi_0 = \pm \frac{\pi}{2}$). A function generator provided both a dc and ac signal to the
sample. The dc voltage served as the field for polarizing the ferroelectric, while the small sinusoidal ac voltage acted as the piezoelectric driving field. The interferometer output was proportional to the effective piezoelectric coefficient. The induced phase change is given by

$$\Delta \phi = \frac{4\pi}{\lambda} \cos \theta d_{33}^{\text{eff}} V_{ac}$$  \hspace{1cm} (2.4)$$

where $\lambda$ is the wavelength of the He-Ne laser, $\theta = 45^\circ$ is the incidence angle of the beam relative to the normal of the sample surface, the oscillation signal $V_{ac}$ is kept small relative to the coercive voltage of the film and the refractive index of air is taken as 1. This phase change causes an intensity change in the interferometer:

$$\Delta I = \mp 2\sqrt{I_1 I_2} \sin(\Delta \phi) = \mp \sqrt{I_1 I_2} \Delta \phi$$  \hspace{1cm} (2.5)$$

when $\Delta \phi \ll 1$ and $\phi_0 = \pm \frac{\pi}{2}$ and $I_1$ and $I_2$ are the intensities of the sample and reference beams. The intensity modulation $\Delta I$ was measured by the detector in combination with a lock-in amplifier referenced to the modulation frequency of the function generator. The whole apparatus was mounted on an optical table and sealed in a box to reduce mechanical and acoustical disturbances.

For this study, the ac test signal was kept at a small amplitude of 0.5 V (about 10% of the coercive voltage of the test sample) with an oscillation frequency of 1 kHz. For comparison, a pyroelectric signal hysteresis loop was measured on a 20 ML sample prior to the piezoelectric measurements. It’s important to note that in the piezoelectric technique for monitoring the polarization state of the ferroelectric, the piezoelectric signal and applied voltage are recorded simultaneously. Therefore, this method probes the dynamic state of polarization while the
pyroelectric signal is proportional to the remanent polarization. Also, the pyroelectric technique can be susceptible to transient currents, while the piezoelectric technique is truly noninvasive. Fig. 2.11 shows the pyroelectric signal and piezoelectric coefficient for the same 20 ML sample. The two loops match remarkably well and yield nearly the same coercive voltage. There are a few differences: 1) the piezoelectric measurement is dynamic, therefore there is a significant difference between the saturated value and that measured at zero bias and 2) the signal to noise ratio is considerably less in the piezoelectric case and thus the loop does not appear as smooth as the pyroelectric loop. It may be important to note that the measured value of the piezoelectric coefficient for this film is considerably less than previous measurements for LB films. The previously reported value was 20 pm/V for a 15 nm film that was fabricated in Moscow. Those films are reported to be thinner ($\sim$0.5 nm per LB deposition step) and this discrepancy in the piezoelectric data also suggests that films originating in Moscow may be considerably more crystalline.
References

1. M. Bai, Ph.D., University of Nebraska, 2002.
Fig. 2.1 Capacitance Voltage ‘butterfly’ loop for a 100 ML copolymer film.

Fig. 2.2 Average values for coercive and saturation voltages for films of varying thicknesses.
Fig. 2.2 Sawyer Tower loops for a 30 ML film with an applied triangle wave at frequencies of 10, 100 and 1000 hz.

Fig. 2.3 Schematic of the Sawyer Tower circuit used to measure polarization hysteresis.
Fig. 2.5 Average remanent polarization for films of various thicknesses measured at a number of different waveform frequencies.

Fig. 2.6 Average coercive voltages for films of various thicknesses measured at a number of different waveform frequencies.
Fig. 2.7 Sawyer Tower polarization loops for a 20 ML film before and after 100 thousand cycles.

Fig. 2.8 Schematic of the experimental set-up for making pyroelectric signal measurements.
Fig. 2.9 Hysteresis in the pyroelectric signal for a 100 ML copolymer film.

Fig. 2.10 Schematic of the experimental set-up for making inverse piezoelectric signal measurements.
Fig. 2.11 Plot of both pyroelectric and piezoelectric hysteresis for a 20 ML film.
Demand for nonvolatile memory devices has been growing as many electronic products become more portable and more wireless.\textsuperscript{1} Ferroelectric thin films are promising for nonvolatile memory applications, such as 1T-1C ferroelectric random access memory (FRAM) and metal-ferroelectric-insulator-semiconductor field effect transistors (MFIS-FETs).\textsuperscript{2} Ferroelectric memories have attracted much attention recently because of the lower writing voltage and faster switching speed than those of flash memory.\textsuperscript{3} The FET type memory has a number of specific advantages, including nondestructive readout and a scalable single device structure.\textsuperscript{4} It has been noted that the MFSFET will be the mainstream of high density (tens of MBit to GBit) nonvolatile RAM in the future.\textsuperscript{5}

The MFIS-FET (Fig. 3.1) is based on the classical metal-oxide-semiconductor FET (or MOSFET), with the gate dielectric replaced by the combination of a ferroelectric and dielectric layer, the latter aims to prevent degradation and interdiffusion.\textsuperscript{6} The application of a voltage pulse to the gate sets (writes) the direction of the ferroelectric polarization. The polarization direction controls the electrical conductance of the channel under the ferroelectric and thus the drain current of the FET. The binary level of the channel conductance can be used to define two logic states, and can be sensed (read) without affecting the ferroelectric polarization.\textsuperscript{1} The main challenge in realizing a FET-type memory is to obtain a reliable ferroelectric/semiconductor interface because the interface diffusion and reaction increase the interface trap density and seriously degrade the memory characteristics.\textsuperscript{7} A high k insulating layer is attractive because proportionally larger voltage can be applied across the ferroelectric
layer. Although the concept of the ferroelectric FET (FeFET) is attractive and was first introduced back in 1957, some problems still need to be solved to allow industrial applications since the data retention time in this structure is generally very short due to the generation of the depolarization field in the ferroelectric.

I. OPERATING MODES OF THE MFIS CAPACITOR

The characteristics of the gate capacitor of a FeFET can yield deep insight into the characteristics of the device. For simplicity, this treatment will be limited to a p-type silicon substrate. Such a structure is called an n-MFIS capacitor because a large positive gate bias introduces a minority n channel at the silicon interface.

A. Modes of Operation

1. Flatband- When the gate voltage is equal to the flatband voltage, \( V_G = V_{FB} \); the energy bands in the semiconductor are flat. There is no charge in the gate electrode or the semiconductor. The flatband voltage is given by expression (3.1) where \( \Phi_{MS} \) is the work function difference (in Volts) between the metal gate electrode and the semiconductor.

\[
V_{FB} = \Phi_{MS} - \frac{Q_{ins}'}{C_{ins}} \quad (3.1)
\]

Any trapped charges that are present in the capacitor stack are denoted by \( Q_{ins}' \). It is important to note that there are normally two gate voltages that meet the flatband condition, due to the polarization hysteresis of the ferroelectric layer. The exception occurs when the capacitance-voltage
characteristics are measured for a pristine MFIS sample at a low enough gate voltage to show the shape of the curve without providing hysteresis.

2. Accumulation- When $V_G < V_{FB}$, the capacitor is in accumulation and positive majority carriers accumulate at the silicon surface. The energy bands are bent, but this band-bending occurs at the interface at a small depth. The voltage drop is almost entirely across the gate insulators and thus the device capacitance is equivalent to that of the insulating stack, $C_{ACC} = C_{INS}$.

3. Depletion- When the gate bias lies between the flatband and threshold voltages, $V_{FB} < V_G < V_{TH}$, the device is in depletion mode. Now, the majority carriers are drawn away from the silicon surface leaving behind negatively charged donor ions. This region, which is lacking free carriers, is called the depletion layer of the MFIS device. As $V_G$ is increased further, more donor atoms are ionized, increasing the depletion layer thickness. The dependence of this thickness on the silicon surface potential can be approximated by treating the device as a one-sided p-n junction.$^{10}$

4. Inversion- When $V_G > V_{TH}$, the semiconductor is in inversion and a thin conducting channel of electrons builds at the surface. At the onset of inversion, $V_G = V_{TH}$, the silicon surface becomes just as n-type as the bulk is p-type. This condition occurs when the surface potential $\phi_S$ equals twice the quasi-Fermi potential, $\phi_p = \frac{kT}{e} \ln \frac{N_A}{n_i}$. It is again important to note that the inversion condition is met twice per cycle due to polarization hysteresis in the
ferroelectric. Inversion mode is often referred to as the ‘on state’, because in this state, the resistance between the source and drain of a FET is low compared to the other states.

B. Small-Signal Capacitance Voltage Characteristics of the MOS Capacitor

For simplicity and completeness, this section will derive the relationship between device capacitance and silicon surface potential for a basic MOS (metal-oxide-semiconductor) device. Then, the following section will build on these results to demonstrate the effects of the ferroelectric film within an MFIS capacitor. Readers who are familiar with the physics of MOS capacitors may want to skip ahead to that section. The differential or small-signal capacitance of an MOS device is defined by

\[
C = \frac{dQ}{dV_G}. \quad \text{Any change in the gate voltage will result in potential changes across the oxide layer and the silicon surface:}
\]

\[
\Delta V_G = \Delta V_{ox} + \Delta \varphi_s \quad (3.2)
\]

Therefore, the small signal capacitance expression for the MOS capacitor can be rewritten as (replacing the small changes with differentials):

\[
\frac{1}{C} = \frac{dV_{ox}}{dQ_G} + \frac{d\varphi_s}{(-dQ_s)} \quad (3.3)
\]

The previous expression makes use of the condition of charge neutrality (the change in charge density at the silicon surface, \( dQ_s \), must be equal and opposite to the charge
density change in the gate metal, $dQ_g$. The above expression is equivalent to the combination of two capacitors in series:

$$\frac{1}{C} = \frac{1}{C_{ox}} + \frac{1}{C_s(\varphi_s)} \quad (3.4)$$

Generally, the oxide is treated as a linear capacitor; $C_{ox}$ is independent of $\Delta V_{ox}$. Therefore, eqn. (3.4) provides the device small signal capacitance as a function of the silicon surface potential $\varphi_s$. This expression can be used when the silicon charge density is known as a function of surface potential.

**Poisson’s equation for extrinsic silicon**

The one-dimensional Poisson’s equation relating potential, $\varphi(y)$ and charge density in the silicon, $\rho(y)$, is given by:

$$\frac{d^2 \varphi(y)}{dy^2} = -\frac{\rho(y)}{\varepsilon_s} \quad (3.5)$$

Where $y$ represents the depth within the silicon material measured from the surface and $\varepsilon_s$ is the permittivity of the semiconductor.

There are four quantities that make up the charge density within an extrinsic semiconductor. These are the densities of the free electrons $n$, holes $p$, ionized donor atoms $N_D$, and ionized acceptor atoms $N_A$. The number of donor atoms in a p-type material is usually negligible, thus the total charge density is given by:
\[
\rho(y) = q_e (p(y) - n(y) + N_A) \quad (3.6)
\]

The concentrations \( p(y) \) and \( n(y) \) are governed by Maxwell-Boltzmann statistics (provided that the silicon is nondegenerate):

\[
p(y) = p_0 e^{-\frac{-\phi(y)}{\theta}} \quad (3.7a)
\]

\[
n(y) = n_0 e^{\frac{\phi(y)}{\theta}} \quad (3.7b)
\]

\( p_0 \) and \( n_0 \) represent the bulk hole and electron concentrations respectively. Deep in the bulk the charge density is zero, therefore

\[
p_0 - n_0 = N_A \quad (3.8)
\]

and eqn. (3.5) becomes:

\[
\frac{d^2 \phi}{dy^2} = -\frac{q}{\varepsilon_S} \left[ p_0 \left( e^{\frac{-\phi}{\theta}} - 1 \right) - n_0 \left( e^{\frac{\phi}{\theta}} - 1 \right) \right] \quad (3.9)
\]

This expression can be further simplified if a few approximations are made. In the bulk of doped p-silicon, the concentrations of acceptor atoms are commonly several order of magnitude higher than the silicon intrinsic carrier concentration. Therefore, the free hole concentration in the bulk \( (p_0) \) may be approximated by \( N_A \). The other useful assumption is that the pn product of silicon is not affected by doping.

\[
p_0 \approx N_A \quad (3.10a)
\]
\[ n_0 = \frac{p_0^2}{N_A} \quad (3.10b) \]

Inserting expressions (3.10a) and (3.10b) into equation (3.9) yields the following result:

\[
\frac{d^2 \phi}{dy^2} = -qN_A \left[ \frac{2\phi_y}{e^\phi - 1} - \left( \frac{\phi(y)}{e^\phi - 1} \right) \right] \quad (3.11)
\]

If both sides of this expression are multiplied by the quantity \( 2 \left( \frac{d\phi}{dy} \right) \), the equation can be readily solved. The left hand side is then recognized as \( \left( \frac{d}{dy} \right)^2 \) and the right hand side can be integrated, using a dummy variable, from a point deep in the bulk (where \( \phi = 0 \)) to a point \( y \). Only the result is given here:

\[
E(y) = -\frac{d\phi}{dy} = \pm \sqrt{2q_e N_A \varepsilon} \left[ \frac{2\phi_y}{e^\phi - 1} - \left( \frac{\phi(y)}{e^\phi - 1} \right) \right] \quad (3.12)
\]

The positive sign is used when \( \phi > 0 \) and the negative sign is physically valid when \( \phi < 0 \).

The application of Gauss’ law from the surface to a point deep within the bulk (where the field is zero) relates the electric field at the surface to the net charge per unit area beneath the oxide layer, \( Q_S \):

\[
-E_{\text{SURFACE}} = \frac{Q_S}{\varepsilon} \quad (3.13)
\]
Now equations 3.12 and 3.13, evaluated at the surface \((y=0)\) can be combined to relate the silicon surface charge density to the surface potential:

\[
\sigma_S = \pm \sqrt{2q_e N_A \varepsilon_S} \left[ e^{\phi_s/\phi_i} \left( -\phi_i + \phi_s + \phi_i e^{\phi_s/\phi_i} \right) - \phi_i - \phi_s + \phi_i e^{\phi_s/\phi_i} \right] \tag{3.14}
\]

The differential capacitance of the semiconductor, \(C_S(\phi_S)\) is readily calculated by differentiating (3.14):

\[
C_S = -\frac{d\sigma_S}{d\phi_S} = \pm \sqrt{2q_e N_A \varepsilon_S} \frac{2\phi_s}{2} e^{\phi_s/\phi_i} \left( -\phi_i + \phi_s + \phi_i e^{\phi_s/\phi_i} \right) - \phi_i - \phi_s + \phi_i e^{\phi_s/\phi_i} \tag{3.15}
\]

This equation used with equation (3.4) gives the small signal response of the semiconductor for all values of its surface potential, \(\phi_s\).

The important aspects of a typical device capacitance plot is shown by the example given in fig. 3.2. This particular modeled sample exhibits accumulation mode for all gate voltages below 0 bias. In accumulation, a differential change in the AC signal causes a small change in the density of majority carriers at the silicon surface. In this case, the capacitance of the silicon is large compared to that of the oxide layer. Therefore the series capacitance in this region equals the linear capacitance of the oxide layer.
For relatively small positive voltages associated with the depletion mode of operation (between 0 V and $V_{th}$), majority carriers are driven away from the silicon surface, leaving ionized acceptor atoms behind. In this mode, a small change in the sinusoidal signal corresponds to a differential change in the thickness of the depletion layer. As the depletion layer grows with increasing bias, the capacitance decreases until the depletion layer thickness reaches a maximum at the threshold voltage, $V_{th}$. The threshold voltage for this example is approximately +1.3 V.

When a fairly large positive voltage beyond $V_{th}$ is applied to the device, electrons are drawn to the surface of the silicon. Thus, in this inversion mode, the device response is determined by the majority carriers and the small signal capacitance reverts to that of the oxide layer.

The value of the flatband capacitance is particularly useful for determining the amount of effective trapped charge in the insulating layers, as discussed near the end of this chapter. Due to the charge variations in the semiconductor, the small signal capacitance at flatband is slightly less than the value in accumulation:

$$C_{FB} = \frac{1}{1 + \frac{L_D}{C_{ACC}} \frac{\epsilon_s}{\epsilon_s}}$$  \hspace{1cm} (3.16)

where $L_D = \frac{\epsilon_s V_f}{eN_a^{\frac{1}{2}}}$ is the Debye length.

**Frequency dependence**
The previous equations defining the characteristics of the MOS structure are only valid when equilibrium is established in the semiconductor. That is, the period of the AC signal must be large in comparison to the typical response time of the silicon.

In accumulation and depletion, majority carriers govern the response time of the device. The electrons will follow the small AC signal as long as the period of oscillation is much longer than the dielectric response time. For highly doped n type silicon, this quantity is on the order of a picosecond. Thus, the assumption of equilibrium for these modes is certainly valid for all signal frequencies below 1 GHz.

As was mentioned above in the description of the inversion mode of operation, the much slower minority carrier response defines the boundary of quasistatic processes in inversion. There are two main processes through which minority carriers arrive at the silicon surface: 1) generation and recombination of minority carriers in the depletion layer (dominant process near room temperature) and 2) generation of minority carriers at the back contact followed by the diffusion through the bulk material and then drift through the depletion layer (dominant process at high temperatures). In either case, a frequency dependence of the C-V curves arises when the minority carriers lag behind the small driving signal. For high small-signal frequencies, the capacitance will remain low in the strong inversion regime. This lag produces an energy loss in the system evident in a rise in the AC conductance. The RC time constant related to the loss yields a means to measuring the minority carrier response time, which typically lies within the range of 0.01 to 1 sec. The minority response can be quickened by illuminating the sample with light of wavelengths below 1 micron to generate electron hole pairs more quickly than thermal excitation does.
C. Modeling the MFIS Capacitor

The silicon physics of a MOS device is independent of the dielectric structure that exists above the surface of the silicon. The layers above the silicon simply determine the relationship between the silicon surface potential and the applied gate bias. The same is true for the MFIS structure except that this relationship will depend on the electrical history. Miller et al.\textsuperscript{13-15} provided a successful model for the characteristics of the MFIS structure by combining the charge-sheet model of the previous section with a solution to Maxwell’s equation that uses a tanh function representation of the ferroelectric polarization hysteresis. Their theoretical results provide insight into the effects of material parameters on the properties of the device. In this section, their theory is summarized and then used to model a specific polymer based MFIS capacitor.

The electrostatic equations for the capacitor structure are derived starting with Maxwell’s equation:

$$\Delta \cdot D = \rho \quad (3.17)$$

Where $D$, the displacement vector is given by (vector quantities are taken to be positive in the direction pointing down from the top electrode:

$$D = \varepsilon_0 E + P_{total} \quad (3.18)$$

The total polarization $P_{total}$ is the sum of the linear contribution and the contribution from switching dipoles, thus

$$D = \varepsilon_0 E + \varepsilon_0 \chi E + P_D = \varepsilon_0 \varepsilon E + P_D \quad (3.19)$$
where \( P_D \) is the contribution to the polarization due to switching dipoles and it is a function of the electric field in the ferroelectric layer as well as the electrical history. Combining (3.17) and (3.19) together with the definition \( E = -\nabla \phi \):

\[
V_{GB} = \phi_S - \frac{\sigma_s}{C_{STACK}} - \frac{P_D d_f}{\varepsilon_0 \varepsilon_f} + \Phi_{MS} \quad (3.20)
\]

where

\[
C_{STACK} = \left( \frac{d_{\text{ins}}}{\varepsilon_0 \varepsilon_{\text{ins}}} + \frac{d_f}{\varepsilon_0 \varepsilon_f} \right)^{-1} \quad (3.21)
\]

and the electric field of the ferroelectric is given by:

\[
E_f = \left( \frac{\sigma_s + P_D}{\varepsilon_0 \varepsilon_f} \right) \quad (3.22)
\]

An expression for the silicon surface charge density as a function of surface potential was derived in the previous section, equation (3.14).

### D. Operating Voltage

The gate voltage required to saturate the ferroelectric film can be determined by inserting the saturation values, \( P_{SAT} \) and \( E_{SAT} \), into equation (3.20) under the condition of strong inversion \( \phi_s = 2\phi_F \) (saturation with inversion will require a greater voltage than under the accumulation condition because of the potential drop across the depletion layer).\(^{16}\)

Substituting (3.22) into (3.20) and using saturation values:
The relationship between coercive field and Langmuir-Blodgett copolymer film thickness has already been established. The data show that for films thicker than 15 nm, the coercive field scaled at the -0.7 power of the thickness, indicating that switching is dominated by the nucleation mechanism. Below 15 nm, the intrinsic coercive field of 0.5 GV/m is reached. (The coercive and saturation fields can be lowered by up to a factor of 10 by changing film deposition conditions). By assuming that the field required for saturation is approximately 50% larger than these values (Fig. 3.3), the expression above was solved for several ferroelectric and buffer layer thicknesses (Fig. 3.4). In the case of the silicon oxide ($\epsilon_{ins} = 3.9$) buffer layer (Fig. 3.4a), the saturation gate voltage is extremely high, even in the thinnest buffer layer case of 10 nm. Furthermore, the $P_{SAT}$ term in eqn. 3.23 dominates for all ferroelectric thicknesses due to the low dielectric constant of the insulating layer and as a result, there is little variation of the saturation voltage for a given oxide thickness.

When hafnium oxide ($\epsilon_{ins} \approx 25$) is used as the buffer layer (Fig. 3.4b), the saturation voltage is reduced significantly. For each buffer layer thickness shown, a relative minimum in the saturation voltage appears at a ferroelectric thickness of 30 nm. Since Langmuir-Blodgett copolymer films thinner than 15 nm are often less reliable in terms of dielectric loss and switch more slowly, this study will focus on the film thicknesses near this 30 nm minimum.

E. Dipole Polarization
This model includes a theoretical approximation for the ferroelectric polarization-electric field (P-E) hysteresis loop based on the tanh function. The results are simply stated here.

The saturated polarization hysteresis loop is defined by the following expression:\(^{13}\)

\[
P^\text{sat}^+ (E) = P_s \tanh \left[ \frac{(E - E_c)}{2\delta} \right]
\]

(3.24)

where

\[
\delta = E_c \ln \left[ \left( 1 + \frac{P_r}{P_s} \right)^{-1} \left( 1 - \frac{P_r}{P_s} \right) \right]^{-1}
\]

(3.25)

and the + superscript signifies the section of the loop where the field is increasing. For the section where the field is decreasing, the polarization is given by:

\[
P^\text{sat}^- = -P^\text{sat}^+ (-E)
\]

(3.26)

The derivative of the polarization, whether or not the polarization lies on or within the saturated hysteresis loop, is given by:

\[
\frac{dP}{dE} = \Gamma \frac{dP_{\text{sat}}}{dE}
\]

(3.27)

and

\[
\Gamma = 1 - \tanh \left[ \left( \frac{P_D - P_{\text{sat}}}{\xi P_{\text{sat}} - P_D} \right)^{1/2} \right]
\]

(3.28)
and $\xi = +1$ when $\frac{dE}{dt} > 0$ and $\xi = -1$ when $\frac{dE}{dt} < 0$.

An example of a modeled P-E loop using this method is shown in Fig. 3.5.

F. Numerical Analysis Technique

To perform the integration from a set of initial conditions to a new set of conditions, a technique is needed to simultaneously solve many of the previous expressions. The approach chosen here involves selecting the $m$th value of $\phi_s$, then calculating the $m$th value of $\sigma_s$ from expression 3.14. Now, the dipole polarization is written as:

$$P_d(E_m) = P_d(E_{m-1}) + (E_m - E_{m-1}) \left( \frac{d}{dE} \right) P_d(E)_{E_{m-1}}$$  \hspace{1cm} (3.29)

By using (3.22) to eliminate $E_m$, (3.29) becomes

$$P_d(E_m) = P_d(E_{m-1}) - \left( \frac{\sigma_s}{\varepsilon_0 \varepsilon_F} \right) + E_{m-1} \left( \frac{d}{dE} \right) P_d(E)_{E_{m-1}}$$

$$1 + \left( \frac{1}{\varepsilon_0 \varepsilon_F} \right) \left( \frac{d}{dE} \right) P_d(E)_{E_{m-1}}$$  \hspace{1cm} (3.30)

Using (3.30) together with (3.27), the $m$th value of the polarization is calculated. Then $V_{GB}$ is determined using (3.20).

G. Results

In this section, the model developed by Miller and McWhorter\textsuperscript{13} will be applied to investigate a particular MFIS device involving a 35 nm thick PVDF copolymer film. All of
the parameters used are summarized in Table 3.1. Note that the ferroelectric parameters are the same as those shown in the P-E loop in Fig. 3.5.

Figure 3.6 shows the silicon surface potential for a gate voltage sweep between +15 and -15 Volts. The surface potential varies between the limits of 1.2 V in the strong inversion region to -0.4 V in accumulation mode. Throughout the voltage sweep, the potential drop across the silicon remains below 10% of the maximum applied gate voltage. The hysteresis is due to the spontaneous polarization of the ferroelectric layer.

The next figure, (3.7), shows the electric field in the ferroelectric layer as a function of the applied gate voltage for the same voltage sweep. The maximum electric field magnitude over this range was 450 MV/m (or about 2.6 times the coercive field) and it was reached in the accumulation mode. Because of the hysteresis in this field plot, a significant field exists even at zero applied bias. This field tends to switch the ferroelectric from its current polarization state and thus it is referred to as the depolarization field. It arises because the oxide or semiconductor that is in direct contact with the ferroelectric cannot provide enough charges to fully compensate for the surface charge of the polarized ferroelectric. The situation can be slightly improved by increasing the doping level in the semiconductor. The depolarization field in this case was larger after saturating the sample in strong inversion mode as opposed to accumulation (1.25 MV/m versus 1 MV/m) and therefore the sample should be slightly more stable in the negative polarization state. Since the depolarization field is not an applied field, it should decrease as ferroelectric dipoles switch until equilibrium is reestablished at zero net polarization. Thus, state retention is expected to be an issue in such a sample even after saturation. It should be noted that this model assumes that thermal equilibrium is always established within the device structure. This
may not be the case if higher ramp rates are used. In those situations, minority carriers in inversion mode may not respond to the applied signal and the remanent polarization would be even less in that state. The slow minority carrier response could also shrink the memory window under high-speed operation.

The capacitance-voltage curve (Fig. 3.8) of the MFIS structure reveals the same features as those seen in the MOS C-V curve of Fig. 3.2, but hysteresis is present due to the switchable polarization of the ferroelectric. Because of this hysteresis, the value of the flatband and threshold voltages depends on the electrical history of the sample; switching the ferroelectric polarization shifts the threshold voltage from its value in the opposite polarization state. This voltage shift is referred to as the memory window and the maximum size of this window (achieved at saturation) is the same as the width of the ferroelectric’s polarization-voltage loop, \( \Delta V_{TH} = 2E_c d_f \) (measured in the MFM structure). The memory window in this case is 5 Volts after saturation. Furthermore, at zero bias one of the states remains in the strong inversion mode (high source-drain conductivity) while the other remains in accumulation. Thus, the model predicts a large, nonvolatile on/off ratio in drain current for the corresponding ferroelectric field effect transistor.

**H. Non-Ideal Effects**

Dielectric Breakdown- An insulating layer is included within the metal-ferroelectric-insulator-semiconductor structure in order to prevent contamination of the silicon layer by the ferroelectric. This places limitations on the device, not only in programming voltage, but it also limits the maximum charge density in the semiconductor since the electric field
in the insulating layer must remain below its breakdown field, \( E_B \). The substrate charge density associated with breakdown can be defined as

\[
\sigma_{\text{CRIT}} = \varepsilon_{\text{ins}} E_B \quad (3.31)
\]

The magnitude of the charged density induced by the saturation of the ferroelectric will be

\[
\sigma_{\text{SAT}} = \varepsilon_f E_{\text{SAT}} + P_{\text{SAT}} \quad (3.32)
\]

Therefore, in order for the ferroelectric to achieve saturation, the ferroelectric and insulator parameters must satisfy the expression

\[
\varepsilon_{\text{ins}} E_B = \varepsilon_f E_{\text{SAT}} + P_{\text{SAT}} \quad (3.33)
\]

otherwise, the ferroelectric will undergo a “minor” hysteresis loop, reducing the size of the memory window and possibly the stability of the device.

Effective trapped charge- The presence of trapped charge \( Q_{\text{trapped}} \) in the insulating layer results in the horizontal shift of the flatband condition:

\[
\Delta V_{FB} = -\frac{Q_{\text{trapped}}}{C_{\text{stack}}} \quad (3.34)
\]

Thus, a positive fixed oxide charge will result in a shift in the flatband condition to more negative gate voltages.
A common source for trapped charge in all MOS devices is provided by the two broken covalent bonds (“dangling bonds”) per atom at the silicon surface, which arise due to the absence of lattice atoms above.

The procedure\textsuperscript{18} for determining the contribution from the ferroelectric layer to the effective trapped charge involves first determining the corresponding trapped charge in the MOS structure, preferably from the same wafer. Then the flatband shift is measured from the C-V curve of a freshly annealed MFIS capacitor at gate voltages too low to exhibit hysteresis. The contribution of the ferroelectric to the effective trapped charge can then be calculated from the difference, taking into account the difference in device capacitance.

Surface states- Charge due to electrons occupying surface states also yields a shift in flatband voltage. However as the applied voltage is varied, the Fermi energy at the oxide-semiconductor interface changes also and affects the occupancy of the surface states.\textsuperscript{12} The interface states cause the transition in the capacitance measurement to be broadened.

Mobile charge- In the case of mobile charges or defects that allow charge transport from either side of the contact, a hysteresis is observed that has either clockwise (if injection takes place from the silicon side) or counterclockwise (if the charge originates in the gate) orientation when a p-type substrate is used. In the MFIS structure, the two hysteresis curves (injection and ferroelectric) add up to a combined hysteresis that cannot be separated. In fact, the typical clockwise hysteresis from the ferroelectric can be turned counterclockwise, if a high number of oxide charges originate from the semiconductor.

Conclusion
In the case of ferroelectrics that have large coercive fields, such as PVDF and its copolymers; a large memory window is easily achieved: \( \Delta V_{TH} = 2E_c d_F \), but this comes at the expense of large operating voltages. The copolymer’s relatively low permittivity (\( \varepsilon_{ferro} \approx 10 \)) results in a smaller voltage drop across the buffer layer compared to perovskite ferroelectrics, which have a much higher dielectric permittivity (\( \varepsilon_{ferro} \approx 250 \)). The large remanent polarization is favorable because it can lead to higher drain-source currents in the FeFET structure. However, this also means that the ferroelectric cannot be fully polarized with low voltage operation, and less stable sub-loops are present.

Regarding the dielectric layer, it should have a high permittivity and breakdown field so that the ferroelectric can be polarized as much as possible without experiencing breakdown. Since both the properties of the ferroelectric and insulating layers prohibit saturation at low voltages in field effect devices based on ferroelectric polymers, much attention should be given to the retention times in such structures.
References
Fig. 3.1 The ferroelectric field effect transistor (FeFET).

Fig. 3.2 Modeled Capacitance Voltage (C-V) characteristics for a MOS capacitor with 10 nm hafnium oxide as a dielectric.
Fig. 3.3  Approximated thickness dependence of saturation field for PVDF/TrFE LB films. (derived from [17].)
Fig. 3.4 Approximated saturation gate voltages for different thicknesses of silicon oxide (top) and hafnium oxide (bottom)
Fig. 3.5 Modeled P-E curve for a ferroelectric film.

Fig. 3.6 Dependence of silicon surface potential on applied gate voltage for an MFIS.
Fig. 3.7 Dependence on ferroelectric field on gate voltage.

Fig. 3.8 Ferroelectric polarization vs. gate voltage.
Fig. 3.9 Capacitance Voltage characteristics of modeled MFIS capacitor
### Table 3.1

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>silicon doping level (p-type)</td>
<td>$1 \times 10^{16}$ cm$^3$</td>
</tr>
<tr>
<td>dielectric constant of insulator (hafnium oxide)</td>
<td>25</td>
</tr>
<tr>
<td>insulator thickness</td>
<td>10 nm</td>
</tr>
<tr>
<td>ferroelectric polarization at saturation</td>
<td>0.1 C/m$^2$</td>
</tr>
<tr>
<td>coercive field</td>
<td>125 MV/m</td>
</tr>
<tr>
<td>ferroelectric thickness</td>
<td>20 nm</td>
</tr>
<tr>
<td>dielectric constant of ferroelectric</td>
<td>10</td>
</tr>
</tbody>
</table>
Current Status of Metal-Ferroelectric-Insulator-Semiconductor (MFIS) Structures

Nonvolatile memories are of great importance in information technology. Memory types within this category include Flash and EEPROM (electrically erasable programmable read only memory), both based on the floating gate transistor; MRAM (magnetic random access memory), FRAM (ferroelectric random access memory) and lastly the FeFET based memory (see table 4.1 for a comparison). Currently, the market is dominated by the Flash type memory, due to its very high memory density and low cost. Therefore, a brief description of the floating gate transistor will be given here.

4.1 The Floating Gate Transistor

The floating gate transistor is essentially a metal-oxide-semiconductor field effect transistor (MOSFET) with an additional gate metal completely embedded within the oxide layer (see fig. 4.1). In order to write information using this structure, the drain is grounded while separate voltages are applied to the control gate and source. The voltage applied to the control gate is much higher, which causes the source electrons to accelerate and these are injected into the floating gate. This write mechanism is called hot channel injection or channel hot electron (CHE).¹ To erase the information, a voltage is applied to the source while grounding the control gate and floating the drain. This causes the electrons in the floating gate to tunnel back to the source. The erase mechanism is Fowler-Nordheim tunneling and it is a slower process than writing.¹
4.2 MFIS STATE RETENTION

In principle, the ferroelectric field effect transistor could be an excellent building block for nonvolatile random access memory since it combines the potentially high speed and low energy consumption of FRAM with the high density of Flash. However, the retention times of these transistors are generally reported at a few days at best, much less than the 10 year requirement for nonvolatile memory. The 2002 paper by T. P. Ma and J. P. Han\textsuperscript{2} summarizes the issue and attributes short retention times to two main causes: 1) the depolarization field and 2) the finite leakage current through the dielectric stack.

The depolarization field was already mentioned in the previous chapter. This field is present because the surface charges of the polarized ferroelectric are not fully compensated by the oxide or semiconductor in direct contact with the ferroelectric. The depolarization field is always opposite to the direction of the polarization state and can lead to depolarization of the ferroelectric layer. However, there are claims that the depolarization decay is not too serious under low depolarization field ($E_{\text{dep}} \ll E_c$) to greatly affect the retention characteristics of the MFIS structure.\textsuperscript{3}

Possibly the more limiting factor is the gate leakage current and subsequent trapping of charge carriers in the gate dielectric. The ferroelectric polarization can attract charge injection from both the gate metal and semiconductor side of the device. Electron injection is then followed by charge trapping in the dielectric stack which can lead to local charge compensation, but this diminishes the effect of the ferroelectric polarization on the silicon surface charge.

The expected leakage time $t$ for a device that has a remanent polarization $P_r$, leakage current $I$ and trapping probability $\alpha$, may be estimated by:\textsuperscript{2}
\[
  t = \frac{P_r}{I \alpha} \quad (4.1)
\]

For typical values of device parameters, \( P_r = 5 \frac{\mu C}{\text{cm}^2} \) and \( I = 5 \times 10^{-8} \frac{A}{\text{cm}^2} \), the retention time can vary between 100 seconds (for maximum trapping probability, \( \alpha = 1 \)) to 10 days (for very low trapping, \( \alpha = 10^{-4} \)). Therefore, the target leakage current required for excellent retention times should be much lower \( (I \ll 10^{-10} \frac{A}{\text{cm}^2} \text{ at the operating field}) \). It has been proposed that an additional insulating layer placed between the ferroelectric and gate electrode (MIFIS capacitor) can greatly improve retention characteristics,\(^3\) but this will further increase the depolarization field as well as the operating voltage.

4.3 PEROVSKITE FERROELECTRICS IN MFIS STRUCTURES

In the literature, the investigated perovskite ferroelectric layers within the MFIS structure include lead zirconate titanate PZT \((\text{Pb(Zr}_{0.53}\text{Ti}_{0.47})\text{O}_3)\), lanthanum substituted bismuth titanate BLT \((\text{Bi}_{3.25}\text{La}_{0.75}\text{Ti}_3\text{O}_{12})\), and strontium bismuth tantalite SBT \((\text{SrBi}_2\text{Ta}_2\text{O}_9)\). Table 4.2 summarizes the basic ferroelectric properties of these materials. The quoted values for the remanent polarizations of PZT and SBT cover a large range and it may be that the lowest values of the table are for unsaturated films. Switching within BLT films occur along two different crystal axis. Within the MFIS structure, switching along the c axis is preferred because it provides sufficient polarization at lower coercive fields. It seems that BLT is receiving the most attention lately because of its enhanced nonfatigue behavior that is comparable to SBT and superior to that of PZT\(^{10}\) and its better stability at high temperature.\(^{11}\) The insulating layers that have been studied include \(\text{SiO}_2, \text{Si}_3\text{N}_4, \text{Al}_2\text{O}_3, \text{ZrO}_2, \text{TiO}_2, \text{MgO}, \text{Y}_2\text{O}_3, \text{HfO}_2\), and \(\text{Dy}_2\text{O}_3\).\(^7\)
Table 4.3 lists the memory characteristics of several MFIS structures based on perovskite ferroelectrics. Operating voltages range from 5-15 Volts and at least 3 of the structures show that the measured memory windows have values that are close to the theoretical values for their films ($\Delta V = 2E_c d_r$). The measured value of the memory window will diverge from the expected value depending on how well the ferroelectric polarization is saturated and the amount of injected charge. However, due to the wide range of reported parameters (see Table 4.2), it is difficult to verify whether or not the reported theoretical values are based on coercive fields for fully saturated films.

Table 4.4 lists the memory retention times for some of the same MFIS structures included in Table 4.3. The table includes information on the pulses that were used to ‘write’ the film into its two polarization states. The highest retention times occur at gate voltages where the on/off ratio for capacitance is at a maximum. Often this occurs at nonzero voltage due to finite trapped charge within the insulator and so many of the retention studies are performed at a holding voltage (5th column of Table 4.4). Those studies are less impressive because they do not represent a truly nonvolatile memory element. The final column of the table describes the reduction in the capacitance difference between the two states after the time duration given in the first column. All of the structures listed have significant falloff in capacitance on/off ratio within a couple of weeks. It should be noted that the report for the structure that includes the MgO buffer layer extrapolated the data by assuming that the degradation rate does not vary with time and found that the structure will still maintain a significant on/off ratio even after 10 years, an impressive feat (Fig. 4.2), although the 3 V holding voltage will need to be applied that long too. By inspecting both Table 4.3 and 4.4, it is clear that the structures with the best retention characteristics also tend to have the lowest current densities. Therefore, it would be
advantageous to discuss a few of the more recent developments that have reduced leakage within the MFIS structure.

In 2002, C. L. Sun et al. revealed that the performance of MFIS structures based on BLT films formed on Al$_2$O$_3$ buffered silicon was greatly affected by the annealing temperature. Fig 4.3 shows scanning electron microscopy (SEM) images taken at three different annealing temperatures. It is clear from the images that as the anneal temperature increased, the grain sizes of the BLT films increased significantly. Capacitance-voltage curves recorded from the samples also showed improvement in the size of the memory window. The largest window (13 V) was observed for the sample annealed at 950°C, while the window for the sample annealed at the lowest temperature (700°C) was actually counterclockwise instead of the usual clockwise orientation expected from a ferroelectric on p type silicon. Fig 4.4 shows that the annealing temperature also had a dramatic affect on the current density characteristics. The improvements may be explained by the reduction of grain boundaries which are believed to be the sources of trapping centers.

Based on the above, a possible solution may arise from the growth of a single crystal, single domain ferroelectric on silicon. In addition to reducing the current density, having a single domain could also reduce the effect of the depolarization field because it affords the possibility of a perfectly “square” hysteresis loop, meaning that fields below the coercive value will not affect the state even over very long periods of time. It seems that significant progress has been made in recent years in growing single crystal ferroelectrics on silicon substrates.

In 2003, T. Y. Tseng et al. reported on the fabrication of MFMIS structures consisting of Pt/BLT (180 nm)/LaNiO$_3$ (25 nm)/Ba$_{0.7}$Sr$_{0.3}$TiO$_3$ (16 nm)/Si. By varying the area ratios
between the top gate metal and bottom from 1:1 to 1:16 (Fig. 4.5), they were able to achieve the longest retention time (>11.6 days) in structures of this nature. It is not clear if the impressive retention time is due to better charge screening by the floating gate or improved interfaces. The leakage charge density measured for this structure was especially impressive ($J = \sim 1 \times 10^{-10} \frac{A}{cm^2}$). The MFMIS structure is particularly convenient because the flexibility in the area ratios between ferroelectric and insulator can assist in the avoidance of breakdown in the insulating layer. However, the floating gate increases the overall cell area and makes high memory density less feasible, which is a key reason for considering the FeFET based memory.

4.4 PVDF COPOLYMERS IN MFIS STRUCTURE

Other than the literature that is associated with the present study, there have been few publications involving PVDF copolymer films incorporated within the metal-ferroelectric-insulator-semiconductor structure. The first study occurred in 1986 by N. Yamauchi. This paper is noteworthy because it addressed the problem of breakdown voltage in the buffer layer and limited carrier injection into the ferroelectric by adding an additional buffer layer on top of the ferroelectric. The sample consisted of 80 nm of spin-coated PVDF:TrFe (73:27) on p-si (3-5 $\Omega$-cm) with a 50 nm grown oxide layer. An additional 72 nm thick SiO2 was deposited on top of the polymer film by RF magnetron sputtering at a temperature below 200°C as well as an aluminum gate electrode formed by DC sputter deposition and patterned using photolithography. This MIFIS device exhibited a maximum memory window of just under 40 V after 100 V gate application measured with a high frequency (1 Mhz) CV curve.

The paper also reported on the fabrication of a ferroelectric field effect transistor based on the same structure (Fig. 4.6). Since the copolymer film has a relatively low melting temperature, the
source and drain regions were completed before the polymer film was fabricated. The transistor consisted of a 1 μm thick 75:25 copolymer film sandwiched between two SiO2 layers (50 and 100 nm) with an Al-Si film used for the gate. The gate was delineated using photolithography, where the insulating regions were removed over the source and drain regions by reactive ion etching. The MIFIS transistor with a channel width of 12 μm and width of 1.5-10 μm showed an impressive on/off ratio in the drain current (> 10⁶), but required nearly 200 V gate operation.

In 2004, Lim et al. reported on the characteristics of an MFIS capacitor consisting of a 150 nm thick Ti gate electrode, 450 nm 80:20 PVDF:TrFe film formed by spincoating on n-Si (1 Ω·cm) with an 80 nm oxide layer. The presence of the thick, high bandgap buffer layer, resulted in impressive low leakage currents (<10⁻⁹ A/cm² during a 30 V sweep). Investigation of 40 Volt P-V curves for MFM films revealed remanent polarization and coercive voltage values of ~6 μC/cm² and 20 V respectively. The maximum polarization achieved in the MFIS structure was 2 μC/cm² with a 60 V gate application. This device exhibited a ferroelectric memory window in the high frequency (400 khz) C-V curve of 13.3 V after a ±30 V gate sweep. By investigating the flatband shift from the ideal curve of the MFIS and corresponding MIS capacitors, the authors were able to estimate the effective trapped charge densities of -1.2×10¹⁰ cm⁻² and +9.3×10¹¹ cm⁻², indicating that fixed charges bound to the copolymer were negative and strong enough to overcome the effect of fixed positive charges present at the silicon surface. The internal field caused by positive bound charges within the SiO2 buffer layer and negative bound charges in the polymer affected polarization switching through partial pinning of the ferroelectric dipoles, resulting in an asymmetric memory window.
In 2005, Gelinck et al.\textsuperscript{23} presented a potentially low cost nonvolatile technology by reporting on the characteristics of an all polymer thin film transistor based on a 150-550 nm thick spin-coated PVDF copolymer film (Fig. 4.7). In this case, the copolymer is a natural choice for the ferroelectric layer since the low annealing temperature is compatible with flexible plastic substrates. They demonstrated an on/off ratio of $10^3$ in drain current for channel dimensions of 5 and 1000 $\mu$m. Retention studies were performed by measuring the remnant drain currents at zero gate voltage after 100 msec. pulses of + and – 15 V. It was found that after 1 hour the on/off ratio in drain current deteriorated to 30% of its initial value, likely due to ionic contaminations from the conducting polymer layer.

4.5 DISCUSSION

The FeFET nonvolatile memory type has many attractive qualities, but the retention characteristics must be improved before it can be used as an alternative to Flash technology. Retention in perovskite MFIS devices seems to be closely tied to the current density of the structure as well as the crystallinity of the ferroelectric film. Devices based on copolymers of P(VDF-TrFE) provide different opportunities but also face different challenges than perovskite devices. The copolymer films can be annealed at much lower temperatures and have lower dielectric constants, but their coercive fields can be several orders of magnitude higher than the perovskite ferroelectrics. As the ferroelectric layer of the copolymer is reduced in order to decrease operating voltage, careful attention should be applied to the current density, which may limit retention times.
References

Fig. 4.1 Sketch of the floating gate field effect transistor, the basis for Flash memory.

Fig. 4.2 C-V and retention characteristics for Pt/SBT/MgO/SiO$_2$/Si structure. Reprinted with permission from [9]. Copyright [1999], American Institute of Physics.
Fig. 4.3 SEM images of BLT film annealed at a) 700°C, b) 850°C and c) 950°C. Reprinted with permission from [16]. Copyright [2002], American Institute of Physics.
Fig. 4.4 Effect of anneal temperature on current density in BLT films. Reprinted with permission from [16]. Copyright [2002], American Institute of Physics.

Fig. 4.5 Retention measurements for MFMIS structure including a BLT film for the ferroelectric. The best retention was seen when the area of the buffer layer was 16 times larger than the ferroelectric. Reprinted with permission from [12]. Copyright [2003], American Institute of Physics.
Fig. 4.6 Ferroelectric field effect transistor based on ferroelectric polymer.\textsuperscript{21}

Fig. 4.7 Schematic of an all polymer thin film transistor (TFT) and the chemical structures of the materials used. Reprinted with permission from [23]. Copyright [2005], American Institute of Physics.
Table 4.1: Properties of nonvolatile memory candidate types.

<table>
<thead>
<tr>
<th>Memory Type</th>
<th>Write Access</th>
<th>Read Access</th>
<th>Erase necessary</th>
<th>Destructive Readout</th>
<th>Data Retention</th>
<th>Basic cell</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash</td>
<td>μs</td>
<td>ns</td>
<td>Yes</td>
<td>no</td>
<td>10 years</td>
<td>1T</td>
</tr>
<tr>
<td>FRAM</td>
<td>ns</td>
<td>ns</td>
<td>No</td>
<td>yes</td>
<td>10 years</td>
<td>1T-1C</td>
</tr>
<tr>
<td>MRAM</td>
<td>ns</td>
<td>ns</td>
<td>No</td>
<td>no</td>
<td>10 years</td>
<td>1T-1MTJ</td>
</tr>
<tr>
<td>FeFET</td>
<td>ns</td>
<td>ns</td>
<td>No</td>
<td>no</td>
<td>weeks</td>
<td>1T</td>
</tr>
</tbody>
</table>

Table 4.2: Basic properties of perovskite ferroelectrics.

<table>
<thead>
<tr>
<th></th>
<th>$P_0$ ($\mu$C/cm$^2$)</th>
<th>$E_c$ (MV/m)</th>
<th>$\varepsilon_r$</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>PZT</td>
<td>$3^{a-32^{a}}$</td>
<td>$1.6^{c-7^{a}}$</td>
<td>$250^{a-500^{d}}$</td>
<td></td>
</tr>
<tr>
<td>SBT</td>
<td>$3^{b-8^{b}}$</td>
<td>$3^{b-4^{f}}$</td>
<td>$200-300^{f}$</td>
<td></td>
</tr>
<tr>
<td>BLT</td>
<td>$4$ (c axis)$^f$</td>
<td>$0.4^{a}$</td>
<td>$160^{f}$</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$50$ (a axis)</td>
<td>$5$</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

a) ref. 4
b) ref. 5
c) ref. 6
d) ref. 7
e) ref. 8
f) ref. 9
Table 4.3: Electrical properties of Perovskite based MFIS structures.

<table>
<thead>
<tr>
<th>MFIS structure</th>
<th>Sweep volt. (V)</th>
<th>Window (V)</th>
<th>Theor. Window (V)</th>
<th>Ferro./ins. Thickness (nm)</th>
<th>Current density (C/cm²)</th>
<th>Anneal temp. (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Al/PZT/Dy₂O₃/Si⁺</td>
<td>10</td>
<td>0.86</td>
<td>0.76</td>
<td>250/20</td>
<td>5-20×10⁻⁸</td>
<td>400</td>
</tr>
<tr>
<td>Pt/BLT/Si₃N₄/Si⁺</td>
<td>5</td>
<td>1.7</td>
<td>0.1-0.75</td>
<td>75/3.4</td>
<td>N/A</td>
<td>950</td>
</tr>
<tr>
<td>Pt/SBT/MgO/SiO₂/Si⁺</td>
<td>14</td>
<td>3.1</td>
<td>3.2</td>
<td>400/5/10</td>
<td>N/A</td>
<td>650</td>
</tr>
<tr>
<td>Pt/BLT/HfO₂/Si⁺</td>
<td>7</td>
<td>0.9</td>
<td>N/A</td>
<td>380/N/A</td>
<td>~10⁻⁹</td>
<td>750</td>
</tr>
<tr>
<td>Au/BLT/Al₂O₃/Si⁺</td>
<td>15</td>
<td>13</td>
<td>N/A</td>
<td>N/A/10</td>
<td>~10⁻⁸</td>
<td>950</td>
</tr>
<tr>
<td>Pt/BLT/LNO/BS/T/Si⁺</td>
<td>5</td>
<td>3.1</td>
<td>3.1</td>
<td>180/0.56(EOT)</td>
<td>~10⁻¹⁰</td>
<td>600</td>
</tr>
<tr>
<td>Pt/SBT/SiO₂/Si⁺</td>
<td>6</td>
<td>1.5-2</td>
<td>N/A</td>
<td>400/5.5</td>
<td>~10⁻⁹</td>
<td>750</td>
</tr>
</tbody>
</table>

Table 4.4: Retention Properties of Perovskite based MFIS structures.

<table>
<thead>
<tr>
<th>MFIS structure</th>
<th>Retention time (days)</th>
<th>Ret. Write Volt. (V)</th>
<th>Ret. Write time (sec)</th>
<th>Hold volt. (V)</th>
<th>ΔC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pt/BLT/Si₃N₄/Si⁺</td>
<td>0.11</td>
<td>5</td>
<td>1</td>
<td>0</td>
<td>5</td>
</tr>
<tr>
<td>Pt/SBT/MgO/SiO₂/Si⁺</td>
<td>7</td>
<td>14</td>
<td>N/A</td>
<td>3</td>
<td>24</td>
</tr>
<tr>
<td>Pt/BLT/HfO₂/Si⁺</td>
<td>5</td>
<td>7</td>
<td>0.1</td>
<td>1.3</td>
<td>32</td>
</tr>
<tr>
<td>Pt/BLT/LNO/BST/Si⁺</td>
<td>11.6</td>
<td>4</td>
<td>1</td>
<td>0</td>
<td>~25</td>
</tr>
<tr>
<td>Pt/SBT/SiO₂/Si⁺</td>
<td>7</td>
<td>6</td>
<td>0.1</td>
<td>0.7</td>
<td>47</td>
</tr>
</tbody>
</table>
Chapter 5

FABRICATION AND ANALYSIS OF MFIS STRUCTURES BASED ON LANGMUIR-BLODGETT COPOLYMER FILMS

5.1 SAMPLE PREPARATION

Metal-Ferroelectric-Insulator-Semiconductor structures used in this study consisted of a silicon substrate with an insulating layer, a ferroelectric copolymer Langmuir-Blodgett film and an aluminum gate electrode. The ferroelectric layer was deposited in the same manner as layers formed in the metal-ferroelectric-metal cross point arrays described in chapter 2. However in some cases the composition of the copolymer was changed to P(VDF-TrFE) 65:35 (instead of the 70:30 composition used previously). The aluminum top electrodes were made by the same thermal evaporation technique outlined in that same chapter. However the masks used to define the electrode area vary in size, but most of the capacitor structures in this chapter were defined by an electrode area of 0.24 cm². Electrical contact was made to the back side of the silicon substrates through the formation of an ohmic contact. Establishing a good ohmic contact is not trivial, particularly when the doping level of the silicon is moderate, but good results were achieved when the unpolished side of the wafer was first scratched using a diamond tip glass cutter and a drop of gallium-indium eutectic¹ was painted on the scratch using a toothpick. The whole substrate was then pressed on a flat piece of copper. This method was particularly useful because high temperature treatment was not necessary and the contact can be formed after the LB layer has been deposited. Once the structures were fabricated, the samples were annealed at 120°C for at least one hour in order to improve crystallinity.
5.2 EFFECTIVE TRAPPED CHARGE

Initial studies were made using relatively highly doped (< 1 ohm-cm) n-type silicon with 100 nm thick SiO$_2$ layers from the Polishing Corporation of America (PCA). Fig 5.1 shows capacitance-voltage data for several metal-ferroelectric-insulator-structures, each having a ferroelectric layer with a different thickness. The ‘0 ML’ curve refers to a sample that does not include a ferroelectric layer and therefore is a MOS capacitor. The voltages applied to the MFIS structures were kept low enough to avoid significant hysteresis in the C-V data. The data originates from capacitors made from pieces of the same silicon wafer and the area of the gate electrode was the same for each: $A=0.24$ cm$^2$. Unless stated otherwise, all capacitance measurements were made using an impedance analyzer (HP 4192A) with a small test signal of 0.1 V oscillation level at 1 kHz frequency. The gate voltage was ramped using 0.1 V steps at a rate of 0.05 V/sec. Generally, two cycles were performed in order to test repeatability of the data.

Equations 3.16 and 3.34 from chapter 3 were used to estimate the effective trapped charge in each of the structures and the results are summarized in Table 5.1. Since the metal-semiconductor work function difference between the aluminum gate and the silicon wafer is not significantly large, $\Phi_{MS} \approx -0.35V$; the flatband voltages for all of the structures are shifted from the ideal curve by a significant negative value. This indicates a large amount of positive trapped charge fixed within the insulating layers, most likely caused by dangling covalent bonds at the silicon surface. By comparing the calculated values for the effective trapped charge within the MFIS structures with that of the MOS capacitor (0 ML), the copolymer seems to contribute negative fixed charges (although this is not true in the 50 ML
case), but the overall effective fixed charge is still significantly positive. The negative contribution agrees with previous reported values in the literature.  

5.3 CAPACITANCE-VOLTAGE CHARACTERISTICS

At higher applied gate voltages, the MFIS structures show a memory window, since both of the polarization states of the ferroelectric cause the threshold voltage to shift. Fig. 5.2 shows the small signal capacitance data for a 100 ML LB 70:30 film (DMSO solvent) for a gate voltage amplitude of ±35V (the plot focuses on the region where the depletion layer thickness changes). The minority carrier response is too slow for the 1 khz frequency of the small signal, so the capacitance remains at the minimum value in the strong inversion mode. After a large positive gate is applied, the ferroelectric is in a polarization state that induces majority carrier charge at the silicon interface. Thus this state favors the accumulation mode and a larger negative voltage is required to reach threshold $V_{th}$, the voltage at which the depletion layer reaches maximum thickness and the device capacitance is at a minimum. Conversely, when the large negative gate voltage is applied to the sample, the ferroelectric polarization is switched to the state that induces minority carrier charge at the interface (inversion), and threshold occurs at a smaller negative charge. The counterclockwise orientation of the hysteresis in the figure is therefore consistent with ferroelectric switching. Furthermore, the hysteresis was seen to disappear when the sample temperature was raised to the ferroelectric-paraelectric phase transition.

The size of the memory window was determined by taking the derivative of the data and measuring the voltage separation between intersection points in the slope. In this case, the measured value of the threshold shift was 4.2 V. Based on the threshold voltages
\( V_c \geq 10.5V \) for 100 ML MFM samples reported in chapter 2, this value is significantly lower than the expected saturated value of the memory window \( \Delta V_{th} = 2V_c \) or 21 V. This suggests that significantly larger applied gate voltage is required to fully saturate the ferroelectric, which was also determined in section D of the third chapter (operation voltage). Fig 5.3 indicates that the ferroelectric is not near saturation since it shows that the memory window seems to increase linearly rather than approach a saturation value as the gate voltage amplitude is increased from 15 to 35 V. It should be noted that charge injection from the silicon side into the insulating layers can reduce the size of the memory window.

Fig. 5.4 shows the positions of the threshold voltages that were used to determine the window sizes given in the Fig. 5.3 plot. Since the slopes of the two lines are nearly identical, there does not seem to be evidence for significant charge injection. Since the silicon oxide bandgap presents a larger barrier for holes than electrons, charge injection would be larger after a large positive gate voltage application and this would cause the red data to have a significantly larger slope and lose its linearity. The red data does in fact have a larger slope, but the difference is slight and may be explained by the negative shift in flatband from the ideal curve discussed in section 5.2. Due to the presence of the fixed charge in the oxide and the depletion layer, symmetric gate voltage applications are not equivalent to symmetric field applications across the ferroelectric layer, a slightly lower negative field is applied to the polymer.

5.4 STATE RETENTION

The device capacitance data of the previous section demonstrated that the two bipolar polarization states of the ferroelectric produced a dramatic effect on the surface potential of the n-type semiconductor. However, the stability of those states has not yet been addressed.
The method for investigating device state retention in 100 ML MFIS devices was accomplished in the following matter: First, a +35 V DC gate voltage was applied across the MFIS. Since it has been established that this voltage pulse is not large enough to saturate the ferroelectric polarization, the bias was applied for 15 seconds in order to increase the remanent polarization. Then, after this voltage was removed, the capacitance was monitored over time for approximately an hour using the HP impedance analyzer. Then the process was repeated with a -35V pulse that was also applied for 15 seconds. For truly nonvolatile memory, retention studies should be made at zero gate voltage. However, since the large effective trapped charge in the insulator led to a negligible on/off ratio in capacitance at zero voltage, the capacitances were monitored at different holding voltages.

Fig. 5.5 reveals the retention data for a 100 ML film (approximately 170 nm) on a 100 nm SiO₂ insulating layer for different values of the holding voltage. The holding voltages were -3 V for the top plot, -6 V for the middle, and -9 V for the bottom figure. In the figure, the higher capacitance (accumulation) state is referred to as the ‘OFF’ state, because within the FeFET structure, this state would induce higher resistance in the channel than the lower capacitance (inversion) ‘ON’ state would. In the case of the -3 V holding voltage, the states quickly converge at the accumulation capacitance. This occurs because -3V is to the right of the flatband voltage and thus the external field across the ferroelectric is positive, which maintains the ‘OFF’ state and switches the ‘ON’ state over time. The opposite situation occurs at the -9 V holding voltages. Both states quickly revert to the ‘ON’ state in this case. Since the -6 V holding voltage is closer to the center of the hysteresis, the two capacitance states are discernible for the longest amount of time at this holding voltage. In this case, the capacitance difference between the two states drops to 56% of its initial value after approximately 1 hour.
The current density \( J \leq 10^{-8} \frac{A}{cm^2} \) even at high gate voltage) through the MFIS structure (Fig. 5.6) is comparable to the MFIS structures based on perovskite ferroelectrics. Using the value for the current density at 10 V gate bias and assuming that the remanent polarization in the film is low \( P_r \approx 1 \frac{\mu C}{cm^2} \), expression (4.1) from chapter 4 yields estimated retention times of 500 seconds for the highest possible probability of trapping, to over 50 days for very low trapping probability \( \sim 10^{-4} \). The measured retention is closer to the former, which suggests that either the remanent polarization is considerably lower, or the copolymer film has a high probability of trapping injected charge (or both).

5.5 PYROELECTRIC MEASUREMENTS

In chapter 2, it was shown that the Chenowyth technique is useful for measuring pyroelectric signals through laser-induced thermal modulation. This method was employed to probe the polarization state of the MFIS capacitor. The measurement was carried out in much the same manner as it was for MFM samples in chapter 2. The films were heated by a 5 mW He-Ne laser chopped at 2 kHz. A constant gate voltage was applied to the MFIS capacitor for 30 seconds. The gate bias was then removed and the pyroelectric signal of the sample was recorded after another 30 seconds by the lock-in amplifier referenced to the chopper frequency.

Fig. 5.7 shows the pyroelectric signal and phase for a 35 V sweep (with 5 V steps) of the 100 ML MFIS capacitor. After, positive gate voltage, the remanent pyroelectric signal is quite low, only a few tens of picoamps. This signal is at least an order of magnitude less than the currents routinely measured in MFM samples, suggesting that the polarization is not saturated. The
signal after negative gate voltage applications is surprisingly much larger. However, when the signals were monitored over time, it became clear that the negative pyroelectric state is short-lived. The negative signal switched to the same signal as the positive state within an hour, about the same amount of time as the top plot in the capacitance retention figure. It may be that the transient current involved in the gradual switching of the ferroelectric introduces too much noise at the lock-in frequency to achieve an accurate reading for the actual pyroelectric signal. The piezoelectric technique may be more appropriate for this measurement because since phase deflection of beam used to measure the piezoelectric coefficient is independent of the current flowing through the sample. However, at this time an appreciable piezoelectric signal has not yet been measured in the LB MFIS samples.

### 5.6 SAWYER TOWER MEASUREMENTS

The 100 ML MFIS sample was inserted in the Sawyer Tower circuit described in chapter 2. The Sawyer Tower technique permitted the direct measurement of the surface charge of the device and the voltage amplifier provided gate voltage amplitudes that were not reached with the impedance analyzer. Fig. 5.8 shows Sawyer Tower polarization hysteresis loops for the sample achieved from 10 hz triangle waveforms with increasing amplitudes. At this frequency, minority carrier response time is an issue, so the sample was illuminated with a 15 W halogen lamp to ensure that the loops were symmetric. Even though gate voltages as high as 55 V were applied to the MFIS structure, the remanent polarization never exceeded $P_r = 0.5 \frac{\mu C}{cm^2}$, more than an order of magnitude less than the expected saturated value.

### 5.7 COPOLYMER MFIS STRUCTURES WITH HIGH DIELECTRIC CONSTANT INSULATORS
Since it is difficult to saturate thick LB films on a thick silicon oxide layer, the next logical step is to reduce the thicknesses of both layers while increasing the dielectric constant of the insulating layer. This should ensure that the operating voltage is reduced while supplying a larger percentage voltage drop across the ferroelectric layer. Moderately doped p-type silicon wafers (1-10 $\Omega$·cm) with varying thicknesses of high $k$ insulating layers were provided by colleagues at the Institut für Festkörperforschung in Jülich, Germany. The insulating layers included hafnium oxide ($\varepsilon_{\text{ins}} = 25$), dysprosium oxide ($\varepsilon_{\text{ins}} = 19$) and cerium oxide ($\varepsilon_{\text{ins}} = 26$). In general, MFIS structures fabricated under the same conditions as the ‘thick’ structures using these substrates resulted in large capacitance memory windows even at gate voltages lower than 5 V and lower shifts in flatband voltages due to reduced effective trapped charge in the insulating layer. However, the current densities measured through these capacitors were considerably higher (>$10^{-6}$ A/cm$^2$) and although the voltages needed to saturate these configurations were greatly reduced, these voltages could not be reached without causing dielectric breakdown and significant charge injection.

Fig. 5.9 shows the 2 cycles of a C-V plot for a 15 ML 65:35 LB film deposited on 30 nm of cerium oxide. The ferroelectric layer now causes hysteresis that has a clockwise orientation since the substrate is now p type. The gate amplitude for the data was only 5 V, yet the threshold shift was already 1.1 V. This value is nearly 1/3 of the expected value of 3.9 V based on data from the capacitance measurements shown in chapter 2 for a 15 ML MFM capacitor. However, Fig. 5.10 shows that when the gate amplitude was increased, the window achieved its maximum value of 1.9 V (more than half of the theoretical saturated value) at a gate amplitude of 7 V and then the size of the window begins to decrease. Furthermore, both of
the threshold voltages show a trend of shifting to more positive (or less negative) values, an indication that negative charge is being injected from the silicon side.

The stability of the polarization states was monitored in the manner described in section 5.4. Since the on/off ratio was significant at zero bias, in this case the capacitance was monitored over time without a holding voltage. Fig. 5.11 shows the ‘OFF’ or accumulation capacitance state and its dependence with time after two -6 V pulses with varying time durations. The process was also performed with the ‘ON’ state, but for simplicity that data is not shown since the stable ‘ON’ state varied little with time. Although the large window of the capacitance loop indicates that the ferroelectric film was brought closer to saturation when compared to the earlier studies on thick MFIS structures, there is little (if any) improvement in the retention data. It is likely that the higher current density plays a prominent role in the limited retention characteristics for thin LB copolymer films on insulators with high dielectric constants.

In conclusion, the device characteristics of MFIS structures involving thick LB copolymer films on thick silicon oxide were investigated. The results of several experimental methods indicated that the polarization of the ferroelectric was not saturated, even though gate voltages as high as 55 V were applied. The current densities measured through these structures were comparable to those measured in MFIS structures based on perovskite ferroelectrics. However, the limited retention time of the copolymer based devices suggested that the trapping probability is higher. To improve performance, it may be necessary to thoroughly investigate the effect of trough conditions on the amount of crystallinity in LB films.

In order to reduce operating voltages and to better saturate the ferroelectric, much thinner LB films were deposited on silicon substrates that had thin buffer layers with high dielectric
constants. These structures resulted in repeatable hysteresis at lower voltages and better on/off ratios at zero bias, which is necessary for a nonvolatile memory. However, improved retention properties were not evident because larger leakage currents were produced in these configurations. In order to decrease operating voltages and maintain acceptable current densities, it may be necessary to grow a second high k buffer layer between the ferroelectric and gate metal while investigating methods to improve overall crystallinity in the LB polymer films.
References

Fig. 5.1 Capacitance-Voltage loops for MFIS structures with a 100 nm SiO$_2$ insulating layer and ferroelectric copolymer films of varying thicknesses.

Fig. 5.2 Capacitance Voltage data for 100 ML MFIS structure showing a large shift in the threshold voltage. The amplitude of the gate voltage was 35 V.
Fig. 5.3 Dependence of memory window size on gate voltage amplitude for a 100 ML MFIS.

Fig. 5.4 Positions of the two threshold voltages for different values of the applied gate amplitude.
Fig. 5.5 Capacitance retention measurements at holding voltages of -3V (top), -6V (middle) and -9V (bottom)
Fig. 5.6 Current density characteristics through a 100 ML MFIS capacitor.

Fig. 5.7 Pyroelectric signal and phase for a gate voltage sweep of a 100 ML MFIS capacitor.
Fig. 5.8 Sawyer Tower loops at increasing amplitudes from a 100 ML MFIS sample.

Fig. 5.9 C-V loop for a 15 ML 65:35 LB film on 30 nm cerium oxide layer.
Fig. 5.10 Threshold voltages and memory window for the 15 ML LB film on 30 nm cerium oxide.

Fig. 5.11 Retention of the accumulation state of the MFIS structure with 15 ML 65:35 on 30 nm cerium oxide.
<table>
<thead>
<tr>
<th>Number of LB deposition steps</th>
<th>$C_{acc}$ (nF)</th>
<th>$C_{FB}$ (nF)</th>
<th>Flatband Voltage (V)</th>
<th>eff. $Q_{trapped}$ (μC/cm$^2$)</th>
<th>net $Q_{trapped}$ (μC/cm$^2$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6.36</td>
<td>5.78</td>
<td>-4.0</td>
<td>+0.100</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>5.93</td>
<td>5.42</td>
<td>-3.5</td>
<td>+0.080</td>
<td>-0.020</td>
</tr>
<tr>
<td>50</td>
<td>4.96</td>
<td>4.6</td>
<td>-5.5</td>
<td>+0.110</td>
<td>+0.010</td>
</tr>
<tr>
<td>100</td>
<td>4.49</td>
<td>4.19</td>
<td>-4.1</td>
<td>+0.077</td>
<td>-0.023</td>
</tr>
</tbody>
</table>